skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:010994/0608   Pages: 2
Recorded: 08/01/2000
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
01/15/2002
Application #:
09630682
Filing Dt:
08/01/2000
Title:
Method for manufacturing chip-scale package and manufacturing IC chip
Assignor
1
Exec Dt:
07/07/2000
Assignee
1
SHINJUKU-KU
1-1, NISHI-SHINJUKU 2-CHOME,
TOKYO, JAPAN
Correspondence name and address
KANESAKA & TAKEUCHI
MANABU KANESAKA
1423 POWHATAN STREET
ALEXANDRIA, VA 22314

Search Results as of: 05/06/2024 07:16 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT