Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 011335/0486 | |
| Pages: | 3 |
| | Recorded: | 11/27/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09602535
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
METHODS FOR MANUFACTURING SEMICONDUCTOR DEVICES WITH MULTILAYER GATE INSULATION LAYERS HAVING A NON-VOLATILE MEMORY TRANSISTOR
|
|
|
Assignee
|
|
|
|
|
| 4-1, NISHI-SHINJUKU 2-CHOME |
| SHINJUKU-KU, TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
KONRAD RAYNES & VICTOR LLP
|
| |
ALAN RAYNES
|
| |
1180 SOUTH BEVERLY DRIVE
|
| |
SUITE 501
|
| |
LOS ANGELES, CA 90035
|
Search Results as of:
05/03/2024 09:32 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
