Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 011394/0214 | |
| Pages: | 3 |
| | Recorded: | 01/03/2001 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09689664
|
Filing Dt:
|
10/13/2000
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE OF DDR CONFIGURATION HAVING IMPROVEMENT IN GLITCH IMMUNITY
|
|
Assignees
|
|
|
6, KANDA SURUGADAI 4-CHOME, CHIYODA-KU |
TOKYO, JAPAN |
|
|
|
22-1, JOSUIHONCHO 5-CHOME, KODAIRA-SHI |
TOKYO, JAPAN |
|
Correspondence name and address
|
|
MITCHELL W. SHAPIRO
|
|
1828 L STREET, N.W.
|
|
ELEVENTH FLOOR
|
|
WASHINGTON, D.C. 20036
|
Search Results as of:
04/27/2024 11:13 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|