skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:011446/0893   Pages: 13
Recorded: 01/16/2001
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
10/22/2002
Application #:
09692694
Filing Dt:
10/18/2000
Title:
SCALABLE AND PARALLEL PROCESSING METHODS AND STRUCTURES FOR TESTING CONFIGURABLE INTERCONNECT NETWORK IN FPGA DEVICE
Assignors
1
Exec Dt:
12/07/2000
2
Exec Dt:
11/14/2000
3
Exec Dt:
12/07/2000
4
Exec Dt:
11/09/2000
Assignee
1
5555 N.E. MOORE COURT
HILLSBORO, OREGON 97124
Correspondence name and address
FLIESLER, DUBB, MEYER & LOVEJOY
MARTIN C. FLIESLER
FOUR EMBARCARDERO CENTER
SUITE 400
SAN FRANCISCO, CA 94111

Search Results as of: 05/12/2024 09:01 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT