skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:011474/0347   Pages: 8
Recorded: 01/08/2001
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 10
1
Patent #:
Issue Dt:
11/11/1997
Application #:
08540117
Filing Dt:
10/06/1995
Title:
INTEGRATED CIRCUIT FOR STORAGE AND RETRIEVAL OF MULTIPLE DIGITAL BITS PER NONVOLATILE MEMORY CELL
2
Patent #:
Issue Dt:
09/29/1998
Application #:
08640367
Filing Dt:
04/30/1996
Title:
STABILIZATION CIRCUITS AND TECHNIQUES FOR STORAGE AND RETRIEVAL OF SINGLE OR MULTIPLE DIGITAL BITS PER MEMORY CELL
3
Patent #:
Issue Dt:
02/09/1999
Application #:
08812868
Filing Dt:
03/06/1997
Title:
PRECISION PROGRAMMING OF NONVOLATILE MEMORY CELLS
4
Patent #:
Issue Dt:
05/18/1999
Application #:
08867350
Filing Dt:
06/02/1997
Title:
INTEGRATED CIRCUIT FOR STORAGE AND RETRIEVAL OF MULTIPLE DIGITAL BITS PER NONVOLATILE MEMORY CELL
5
Patent #:
Issue Dt:
05/04/1999
Application #:
09054370
Filing Dt:
04/02/1998
Title:
STABILIZATION CIRCUITS AND TECHNIQUES FOR STORAGE AND RETRIEVAL OF SINGLE OR MULTIPLE DIGITAL BITS PER MEMORY CELL
6
Patent #:
Issue Dt:
03/14/2000
Application #:
09197479
Filing Dt:
11/20/1998
Title:
PRECISION PROGRAMMING OF NONVOLATILE MEMORY CELLS
7
Patent #:
Issue Dt:
08/28/2001
Application #:
09231928
Filing Dt:
01/14/1999
Title:
ARRAY ARCHITECTURE AND OPERATING METHOD FOR DIGITAL MULTILEVEL NONVOLATILE MEMORY INTERGATED CIRCUIT SYSTEM
8
Patent #:
Issue Dt:
10/08/2002
Application #:
09256901
Filing Dt:
02/24/1999
Publication #:
Pub Dt:
08/01/2002
Title:
INTEGRATED CIRCUIT FOR STORAGE AND RETRIEVAL OF MULTIPLE DIGITAL BITS PER NONVOLATILE MEMORY CELL
9
Patent #:
Issue Dt:
09/04/2001
Application #:
09523828
Filing Dt:
03/13/2000
Title:
Precision programming of nonvolatile memory cells
10
Patent #:
Issue Dt:
05/28/2002
Application #:
09627917
Filing Dt:
07/28/2000
Title:
TESTING OF MULTILEVEL SEMICONDUCTOR MEMORY
Assignor
1
Exec Dt:
12/01/2000
Assignee
1
1171 SONORA COURT
SUNNYVALE, CALIFORNIA 94086
Correspondence name and address
TOWNSEND AND TOWNSEND AND CREW LLP
GARY T. AKA
TWO EMBARCADERO CENTER, 8TH FLOOR
SAN FRANCISCO, CALIFORNIA 94111-3834

Search Results as of: 05/12/2024 08:16 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT