Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 011498/0258 | |
| Pages: | 2 |
| | Recorded: | 01/23/2001 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09766844
|
Filing Dt:
|
01/23/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE OF DUAL-GATE CONSTRUCTION, AND SEMICONDUCTOR DEVICE MANUFACTURED THEREBY INCLUDING FORMING A REGION OF OVER-LAPPING N-TYPE AND P-TYPE IMPURITIES WITH LOWER RESISTANCE
|
|
Assignee
|
|
|
CHIYODA-KU |
2-3, MARUNOUCHI 2-CHOME |
TOKYO 100-8310, JAPAN |
|
Correspondence name and address
|
|
MCDERMOTT, WILL & EMERY
|
|
STEPHEN A. BECKER
|
|
600 13TH STREET, N.W.
|
|
WASHINGTON, DC 20005
|
Search Results as of:
05/08/2024 11:44 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|