Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 011503/0357 | |
| Pages: | 7 |
| | Recorded: | 11/13/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
09652550
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
METHODS OF FORMING AN ISOLATION TRENCH IN A SEMICONDUCTOR, METHODS OF FORMING AN ISOLATION TRENCH IN A SURFACE OF A SILICON WAFER, METHODS OF FORMING AN ISOLATION TRENCH-ISOLATED TRANSISTOR, TRENCH-ISOLATED TRANSISTOR, TRENCH ISOLATION STRUCTURES FORMED IN A SEMICO
|
|
|
Assignees
|
|
|
|
|
| 8000 SOUTH FEDERAL WAY |
| BOISE, IDAHO 83716 |
|
|
|
|
|
| 302-2, HIRANO-CHO, NISHIWAKI-SHI |
| HYOGO, JAPAN 677-0 |
|
|
Correspondence name and address
|
| |
WELLS, ST. JOHN, ROBERTS, GREGORY,ET AL.
|
| |
FREDERICK M. FLIEGEL, PH.D.
|
| |
601 WEST FIRST AVE., STE. 1300
|
| |
SPOKANE, WA 99201-3828
|
Search Results as of:
05/09/2024 03:13 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
