Total properties:
203
Page
1
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1985
|
Application #:
|
05870484
|
Filing Dt:
|
01/18/1978
|
|
Title:
|
BALLASTED GATE CONTROLLED SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1986
|
Application #:
|
06028576
|
Filing Dt:
|
04/09/1979
|
|
Title:
|
THYRISTOR CATHODE AND TRANSISTOR EMITTER STRUCTURES WITH INSULATOR ISLANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/1984
|
Application #:
|
06234834
|
Filing Dt:
|
02/13/1981
|
|
Title:
|
VERTICAL MOSFET WITH AN ALIGNED GATE ELECTRODE AND ALIGNED DRAIN SHIELD ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/1985
|
Application #:
|
06245764
|
Filing Dt:
|
03/20/1981
|
|
Title:
|
THIN FILM BINARY METALLIC EUTECTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1982
|
Application #:
|
06248208
|
Filing Dt:
|
03/27/1981
|
|
Title:
|
METHOD OF PASSIVATING A SEMICONDUCTOR DEVICE WITH A MULTI-LAYER PASSIVANT SYSTEM BY THERMALLY GROWING A LAYER OF OXIDE ON AN OXYGEN DOPED POLYCRYSTALLINE SILICON LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1987
|
Application #:
|
06257080
|
Filing Dt:
|
04/24/1981
|
|
Title:
|
COMPOSITE CIRCUIT FOR POWER SEMICONDUCTOR SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1983
|
Application #:
|
06268284
|
Filing Dt:
|
05/29/1981
|
|
Title:
|
MULTI-LAYER PASSIVANT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1984
|
Application #:
|
06287497
|
Filing Dt:
|
07/27/1981
|
|
Title:
|
MONOLITHICALLY MERGED FIELD EFFECT TRANSISTOR AND BIPOLAR JUNCTION JUNCTION TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/1984
|
Application #:
|
06316660
|
Filing Dt:
|
10/30/1981
|
|
Title:
|
FAST SWITCHING TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/1983
|
Application #:
|
06351250
|
Filing Dt:
|
02/22/1982
|
|
Title:
|
METHOD FOR THE MANUFACTURING A VERTICAL GROOVED MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/1984
|
Application #:
|
06377197
|
Filing Dt:
|
05/11/1982
|
|
Title:
|
DOPED-OXIDE DIFFUSION OF PHOSPHORUS USING BOROPHOSPHOSILICATE GLASS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/1984
|
Application #:
|
06392870
|
Filing Dt:
|
06/28/1982
|
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE WITH A BASE REGION HAVING A DEEP PORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/1985
|
Application #:
|
06395761
|
Filing Dt:
|
07/06/1982
|
|
Title:
|
SEMICONDUCTOR DEVICES UTILIZING EUTECTIC MASKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1983
|
Application #:
|
06406731
|
Filing Dt:
|
08/09/1982
|
|
Title:
|
PROCESS FOR MANUFACTURING INSULATED-GATE SEMICONDUCTOR DEVICES WITH INTEGRAL SHORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1984
|
Application #:
|
06406738
|
Filing Dt:
|
08/09/1982
|
|
Title:
|
MINIMAL MASK PROCESS FOR MANUFACTURING INSULATED-GATE SEMICONDUCTOR DEVICES WITH INTEGRAL SHORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1985
|
Application #:
|
06415486
|
Filing Dt:
|
09/07/1982
|
|
Title:
|
MOSFET WITH PERIMETER CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1985
|
Application #:
|
06455174
|
Filing Dt:
|
01/03/1983
|
|
Title:
|
NORMALLY-OFF SEMICONDUCTOR DEVICE WITH LOW ON RESISTANCE AND CIRCUIT ANALOGUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1985
|
Application #:
|
06473089
|
Filing Dt:
|
03/07/1983
|
|
Title:
|
NORMALLY-OFF, GATE-CONTROLLED ELECTRICAL CIRCUIT WITH LOW ON-RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/1988
|
Application #:
|
06482075
|
Filing Dt:
|
04/04/1983
|
|
Title:
|
INSULATED-GATE SEMICONDUCTOR DEVICE WITH LOW ON-RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1988
|
Application #:
|
06497339
|
Filing Dt:
|
05/23/1983
|
|
Title:
|
AMPLIFYING GATE THYRISTOR HAVING HIGH GATE SENSITIVITY AND HIGH DV/DT RATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1985
|
Application #:
|
06501745
|
Filing Dt:
|
07/08/1983
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH BUILT-UP LOW RESISTANCE CONTACT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/1984
|
Application #:
|
06502834
|
Filing Dt:
|
06/09/1983
|
|
Title:
|
METHOD FOR MANUFACTURING INSULATED-GATE SEMICONDUCTOR DEVICES WITH INTEGRAL SHORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1987
|
Application #:
|
06510520
|
Filing Dt:
|
08/08/1983
|
|
Title:
|
PINCH RECTIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/1985
|
Application #:
|
06553305
|
Filing Dt:
|
11/18/1983
|
|
Title:
|
METHOD FOR GROWING MONOCRYSTALLINE SILICON ON A MASK LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1987
|
Application #:
|
06567116
|
Filing Dt:
|
12/30/1983
|
|
Title:
|
METHOD OF MAKING AN INSULATED-GATE SEMICONDUCTOR DEVICE WITH IMPROVED SHORTING REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1986
|
Application #:
|
06582601
|
Filing Dt:
|
02/22/1984
|
|
Title:
|
METHOD OF MAKING VERTICAL MOSFET WITH REDUCED BIPOLAR EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1987
|
Application #:
|
06605427
|
Filing Dt:
|
04/30/1984
|
|
Title:
|
MOSFET WITH REDUCED BIPOLAR EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1986
|
Application #:
|
06608544
|
Filing Dt:
|
05/10/1984
|
|
Title:
|
METHOD FOR GROWING MONOCRYSTALLINE SILICON THROUGH MASK LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1986
|
Application #:
|
06637027
|
Filing Dt:
|
08/02/1984
|
|
Title:
|
SEMICONDUCTOR STRUCTURE FOR ELECTRIC FIELD DISTRIBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1986
|
Application #:
|
06650315
|
Filing Dt:
|
09/12/1984
|
|
Title:
|
METHOD OF MAKING VERTICAL CHANNEL FIELD CONTROLLED DEVICE EMPLOYING A RECESSED GATE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1986
|
Application #:
|
06653559
|
Filing Dt:
|
09/24/1984
|
|
Title:
|
NEUTRALIZATION OF ACCEPTOR LEVELS IN SILICON BY ATOMIC HYDROGEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1986
|
Application #:
|
06664027
|
Filing Dt:
|
10/23/1984
|
|
Title:
|
GATE SHIELD STRUCTURE FOR POWER MOS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1987
|
Application #:
|
06678530
|
Filing Dt:
|
12/05/1984
|
|
Title:
|
POWER SEMICONDUCTOR DEVICES WITH INCREASED TURN-OFF CURRENT RATINGS AND LIMITED CURRENT DENSITY IN PERIPHERAL PORTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1987
|
Application #:
|
06685632
|
Filing Dt:
|
12/24/1984
|
|
Title:
|
NORMALLY-OFF SEMICONDUCTOR DEVICE WITH LOW ON RESISTANCE AND CIRCUIT ANALOGUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1986
|
Application #:
|
06692073
|
Filing Dt:
|
01/17/1985
|
|
Title:
|
METHOD FOR MAKING VERTICAL CHANNEL FIELD CONTROLLED DEVICE EMPLOYING A RECESSED GATE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1986
|
Application #:
|
06693643
|
Filing Dt:
|
01/22/1985
|
|
Title:
|
METHODS OF MAKING SELF-ALIGNED POWER MOSFET WITH INTEGRAL SOURCE-BASE SHORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1987
|
Application #:
|
06698495
|
Filing Dt:
|
02/05/1985
|
|
Title:
|
METHOD OF MAKING HIGH BREAKDOWN VOLTAGE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1987
|
Application #:
|
06698498
|
Filing Dt:
|
02/05/1985
|
|
Title:
|
BIDIRECTIONAL, HIGH-SPEED POWER MOSFET DEVICES WITH DEEP LEVEL RECOMBINATION CENTERS IN BASE REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1987
|
Application #:
|
06705371
|
Filing Dt:
|
02/25/1985
|
|
Title:
|
VERTICAL MOSFET WITH DIMINISHED BIPOLAR EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1986
|
Application #:
|
06717364
|
Filing Dt:
|
03/28/1985
|
|
Title:
|
METHOD FOR MAKING SILICON WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1986
|
Application #:
|
06748940
|
Filing Dt:
|
06/26/1985
|
|
Title:
|
VERTICAL IGFET WITH INTERNAL GATE AND METHOD FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1987
|
Application #:
|
06749091
|
Filing Dt:
|
06/26/1985
|
|
Title:
|
LOW RESISTANCE GALLUIM ARSENIDE FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/1990
|
Application #:
|
06756478
|
Filing Dt:
|
07/17/1985
|
|
Title:
|
ASYMMETRICAL FIELD CONTROLLED THYRISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1987
|
Application #:
|
06767052
|
Filing Dt:
|
08/16/1985
|
|
Title:
|
POWER FIELD-EFFECT TRANSITION STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1987
|
Application #:
|
06773771
|
Filing Dt:
|
09/09/1985
|
|
Title:
|
METHOD FOR FABRICATING A RADIATION HARDENED OXIDE HAVING TWO PORTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1987
|
Application #:
|
06773772
|
Filing Dt:
|
09/09/1985
|
|
Title:
|
METHOD FOR FABRICATING A RADIATION HARDENED OXIDE HAVING STRUCTURAL DAMAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
06781381
|
Filing Dt:
|
09/30/1985
|
|
Title:
|
INSULATED GATE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1987
|
Application #:
|
06781383
|
Filing Dt:
|
09/30/1985
|
|
Title:
|
INSULATED GATE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1987
|
Application #:
|
06784726
|
Filing Dt:
|
10/07/1985
|
|
Title:
|
METHOD FOR INCREASING THE SWITCHING SPEED OF A SEMICONDUCTOR DEVICE BY NEUTRON IRRADIATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1987
|
Application #:
|
06797126
|
Filing Dt:
|
11/12/1985
|
|
Title:
|
METHOD TO INHIBIT AUTODOPING IN EPITAXIAL LAYERS FROM HEAVILY DOPED SUBSTRATES IN CVD PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1987
|
Application #:
|
06807597
|
Filing Dt:
|
12/11/1985
|
|
Title:
|
CURRENT LIMITED INSULATED GATE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1988
|
Application #:
|
06843346
|
Filing Dt:
|
03/24/1986
|
|
Title:
|
METHOD FOR PRODUCING HIGH-ASPECT RATIO HOLLOW DIFFUSED REGIONS IN A SEMICONDUCTOR BODY AND DIODE PRODUCED THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1988
|
Application #:
|
06851275
|
Filing Dt:
|
04/10/1986
|
|
Title:
|
SEMICONDUCTOR CHIP PACKAGES HAVING SOLDER LAYERS OF ENHANCED DURABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1988
|
Application #:
|
06853255
|
Filing Dt:
|
04/17/1986
|
|
Title:
|
METHOD OF FABRICATING GOLD BUMPS ON IC'S AND POWER CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1987
|
Application #:
|
06868633
|
Filing Dt:
|
05/30/1986
|
|
Title:
|
BIDIRECTIONAL VERTICAL POWER MOS DEVICE AND FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1987
|
Application #:
|
06872792
|
Filing Dt:
|
06/11/1986
|
|
Title:
|
HERMETIC POWER CHIP PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1988
|
Application #:
|
06892739
|
Filing Dt:
|
07/31/1986
|
|
Title:
|
POWER SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AND EMULATION CURRENT SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1989
|
Application #:
|
06913785
|
Filing Dt:
|
09/30/1986
|
|
Title:
|
IGT AND MOSFET DEVICES HAVING REDUCED CHANNEL WIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1988
|
Application #:
|
06916869
|
Filing Dt:
|
10/09/1986
|
|
Title:
|
REDUCED PARALLEL EXCLUSIVE OR AND EXCLUSIVE NOR GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1987
|
Application #:
|
06924865
|
Filing Dt:
|
10/30/1986
|
|
Title:
|
BIDIRECTIONAL VERTICAL POWER MOS DEVICE AND FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1989
|
Application #:
|
06947151
|
Filing Dt:
|
12/29/1986
|
|
Title:
|
FABRICATION OF LARGE POWER SEMICONDUCTOR COMPOSITE BY WAFER INTERCONNECTION OF INDIVIDUAL DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1988
|
Application #:
|
07007034
|
Filing Dt:
|
01/27/1987
|
|
Title:
|
MOSFET STRUCTURE WITH SUBSTRATE COUPLED SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1989
|
Application #:
|
07014196
|
Filing Dt:
|
02/12/1987
|
|
Title:
|
VERTICAL MOSFET WITH REDUCED BIPOLAR EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1989
|
Application #:
|
07025036
|
Filing Dt:
|
03/12/1987
|
|
Title:
|
INSULATED GATE SEMICONDUCTOR DEVICE WITH EXTRA SHORT GRID AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1989
|
Application #:
|
07032367
|
Filing Dt:
|
03/31/1987
|
|
Title:
|
ISOLATION FOR TRANSISTOR DEVICES HAVING A PILOT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07033940
|
Filing Dt:
|
04/03/1987
|
|
Title:
|
VERTICAL DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR VDMOS DEVICE WITH INCREASED SAFE OPERATING AREA AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1989
|
Application #:
|
07033952
|
Filing Dt:
|
04/03/1987
|
|
Title:
|
VERTICAL DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR (VDMOS) DEVICE INCLUDING HIGH VOLTAGE JUNCTION EXHIBITING INCREASED SAFE OPERATING AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1989
|
Application #:
|
07036058
|
Filing Dt:
|
04/09/1987
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING TURN-ON AND TURN-OFF CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
07040693
|
Filing Dt:
|
04/17/1987
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING RAPID REMOVAL OF MAJORITY CARRIERS FROM AN ACTIVE BASE REGION THEREOF AT DEVICE TURN-OFF AND METHOD OF FABRICATING THIS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07051359
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
MONOLITHICALLY INTEGRATED SEMICONDUCTOR DEVICE AND PROCESS FOR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1989
|
Application #:
|
07051424
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
MONOLITHICALLY INTEGRATED INSULATED GATE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1989
|
Application #:
|
07051430
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
MONOLITHICALLY INTEGRATED SEMICONDUCTOR DEVICE HAVING BIDIRECTIONAL CONDUCTING CAPABILITY AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/1989
|
Application #:
|
07069806
|
Filing Dt:
|
07/06/1987
|
|
Title:
|
METAL OXIDE SEMICONDUCTOR GATED TURN OFF THYRISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1989
|
Application #:
|
07077711
|
Filing Dt:
|
07/24/1987
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1989
|
Application #:
|
07088353
|
Filing Dt:
|
08/24/1987
|
|
Title:
|
LATERAL METAL-OXIDE-SEMICONDUCTOR CONTROLLED TRIACS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
07098756
|
Filing Dt:
|
09/17/1987
|
|
Title:
|
INSULATED-GATE SEMICONDUCTOR DEVICE WITH IMPROVED BASE-TO-SOURCE ELECTRODE SHORT AND METHOD OF FABRICATING SAID SHORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1990
|
Application #:
|
07186983
|
Filing Dt:
|
04/27/1988
|
|
Title:
|
LOW NOISE, HIGH FREQUENCY SYNCHRONOUS RECTIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/1991
|
Application #:
|
07188888
|
Filing Dt:
|
05/02/1988
|
|
Title:
|
METAL OXIDE SEMICONDUCTOR GATED TURN-OFF THYRISTOR INCLUDING A LOW LIFETIME REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1990
|
Application #:
|
07190903
|
Filing Dt:
|
05/06/1988
|
|
Title:
|
METHOD OF MAKING SYMMERTICAL BLOCKING HIGH VOLTAGE BREAKDOWN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/1989
|
Application #:
|
07220353
|
Filing Dt:
|
07/14/1988
|
|
Title:
|
METHOD OF FABRICATING SELF ALIGNED SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/1990
|
Application #:
|
07220649
|
Filing Dt:
|
07/18/1988
|
|
Title:
|
POWER BIPOLAR TRANSISTOR DEVICE WITH INTEGRAL ANTISATURATION DIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/1990
|
Application #:
|
07221482
|
Filing Dt:
|
07/19/1988
|
|
Title:
|
POWER TRANSISTOR STRUCTURE WITH HIGH SPEED INTEGRAL ANTIPARALLEL SCHOTTKY DIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1989
|
Application #:
|
07225320
|
Filing Dt:
|
07/28/1988
|
|
Title:
|
PROTECTIVE CLAMP FOR MOS GATED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1990
|
Application #:
|
07232197
|
Filing Dt:
|
08/15/1988
|
|
Title:
|
HERMETICALLY SEALED HOUSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/1990
|
Application #:
|
07232243
|
Filing Dt:
|
08/15/1988
|
|
Title:
|
COMPLEMENTARY CIRCUIT AND STRUCTURE WITH COMMON SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/1990
|
Application #:
|
07239014
|
Filing Dt:
|
08/26/1988
|
|
Title:
|
SEMICONDUCTOR DEVICES EXHIBITING MINIMUM ON-RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/1990
|
Application #:
|
07240332
|
Filing Dt:
|
09/06/1988
|
|
Title:
|
METHOD OF MAKING DIRECT BONDED WAFERS HAVING A VOID FREE INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/1990
|
Application #:
|
07243211
|
Filing Dt:
|
09/09/1988
|
|
Title:
|
INSULATED GATE TRANSISTOR WITH VERTICAL INTEGRAL DIODE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/1990
|
Application #:
|
07253437
|
Filing Dt:
|
10/05/1988
|
|
Title:
|
HIGH BREAKDOWN ACTIVE DEVICE STRUCTURE WITH LOW SERIES RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1990
|
Application #:
|
07254897
|
Filing Dt:
|
10/07/1988
|
|
Title:
|
CIRCUIT INCLUDING A COMBINED INSULATED GATE BIPOLAR TRANSISTOR/MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1992
|
Application #:
|
07267757
|
Filing Dt:
|
11/01/1988
|
|
Title:
|
METHOD OF FABRICATING A FIELD EFFECT SEMICONDUCTOR DEVICE HAVING A SELF-ALIGNED STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/1991
|
Application #:
|
07279392
|
Filing Dt:
|
12/02/1988
|
|
Title:
|
INSULATED GATE BIPOLAR TRANSISTOR WITH IMPROVED LATCH-UP CURRENT LEVEL AND SAFE OPERATING AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/1990
|
Application #:
|
07308498
|
Filing Dt:
|
02/10/1989
|
|
Title:
|
MOS PROTECTION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/1990
|
Application #:
|
07329034
|
Filing Dt:
|
03/27/1989
|
|
Title:
|
MOS-PILOT STRUCTURE FOR AN INSULATED GATE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1991
|
Application #:
|
07337684
|
Filing Dt:
|
04/13/1989
|
|
Title:
|
POWER FIELD EFFECT DEVICES HAVING SMALL CELL SIZE AND LOW CONTACT RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/1990
|
Application #:
|
07358057
|
Filing Dt:
|
05/30/1989
|
|
Title:
|
METHOD OF MAKING HIGH BREAKDOWN VOLTAGE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/1991
|
Application #:
|
07359811
|
Filing Dt:
|
06/01/1989
|
|
Title:
|
POWER FIELD EFFECT DEVICES HAVING LOW GATE SHEET RESISTANCE AND LOW OHMIC CONTACT RESISTANCE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1992
|
Application #:
|
07367525
|
Filing Dt:
|
06/16/1989
|
|
Title:
|
HERMETIC PACKAGE HAVING A LEAD EXTENDING THROUGH AN APERTURE IN THE PACKAGE LID AND PACKAGED SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1991
|
Application #:
|
07375641
|
Filing Dt:
|
07/03/1989
|
|
Title:
|
HIGH CURRENT HERMETIC PACKAGE INCLUDING AN INTERNAL FOIL AND HAVING A LEAD EXTENDING THROUGH THE PACKAGE LID AND A PACKAGED SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/1991
|
Application #:
|
07376073
|
Filing Dt:
|
07/06/1989
|
|
Title:
|
SYMMETRICAL BLOCKING HIGH VOLTAGE SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION
|
|
