Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 011948/0669 | |
| Pages: | 3 |
| | Recorded: | 06/27/2001 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09894177
|
Filing Dt:
|
06/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
LOAD-LESS FOUR-TRANSISTOR MEMORY CELL WITH DIFFERENT GATE INSULATION THICKNESSES FOR N-CHANNEL DRIVE TRANSISTORS AND P-CHANNEL ACCESS TRANSISTORS
|
|
|
Assignee
|
|
|
|
|
| 7-1, SHIBA 4-CHOME, MINATO-KU |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
HELFGOTT & KARAS, P.C.
|
| |
LINDA S. CHAN
|
| |
EMPIRE STATE BUILDING, 60TH FLOOR
|
| |
NEW YORK, NEW YORK 10118
|
Search Results as of:
05/01/2024 09:58 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
