Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012239/0267 | |
| Pages: | 5 |
| | Recorded: | 10/04/2001 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09971198
|
Filing Dt:
|
10/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
|
Title:
|
Cost effective split-gate process that can independently optimize the low voltage(LV) and high voltage (HV) transistors to minimize reverse short channel effects
|
|
|
Assignee
|
|
|
|
|
| P.O. BOX 655474, M.S. 3999 |
| DALLAS, TEXAS 75265 |
|
|
Correspondence name and address
|
| |
TEXAS INSTRUMENTS INCORPORATED
|
| |
JACQUELINE J. GARNER
|
| |
P.O. BOX 655474
|
| |
M.S. 3999
|
| |
DALLAS, TEXAS 75265
|
Search Results as of:
05/13/2024 05:32 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
