Total properties:
174
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/1990
|
Application #:
|
07251467
|
Filing Dt:
|
09/30/1988
|
|
Title:
|
PROGRAMMABLE INPUT/OUTPUT CIRCUIT FOR CONDITIONING THE INPUT TO OR THE OUTPUT FROM AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1991
|
Application #:
|
07295348
|
Filing Dt:
|
01/10/1989
|
|
Title:
|
COINCIDENCE EXTENDABLE PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/1991
|
Application #:
|
07403443
|
Filing Dt:
|
09/06/1989
|
|
Title:
|
PROGRAMMABLE INPUT/OUTPUT CIRCUIT AND PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/1991
|
Application #:
|
07405026
|
Filing Dt:
|
09/11/1989
|
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1991
|
Application #:
|
07408523
|
Filing Dt:
|
09/18/1989
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE HAVING PROGRAMMABLE WIRING FOR CONNECTING ADJACENT PROGRAMMABLE LOGIC ELEMENTS THROUGH A SINGLE SWITCH STATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1991
|
Application #:
|
07467390
|
Filing Dt:
|
01/19/1990
|
|
Title:
|
NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/1990
|
Application #:
|
07469728
|
Filing Dt:
|
01/24/1990
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1991
|
Application #:
|
07480890
|
Filing Dt:
|
02/16/1990
|
|
Title:
|
INTEGRATED CIRCUIT INCLUDING PROGRAMMABLE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1993
|
Application #:
|
07513625
|
Filing Dt:
|
04/24/1990
|
|
Title:
|
PROGRAMMABLE ONE-BOARD COMPUTER, AND METHODS OF VERIFICATION OF LOGIC CIRCUIT AND ALTERATION TO ACTUAL CIRCUIT USING THE PROGRAMMABLE ONE-BOARD COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/1994
|
Application #:
|
07543549
|
Filing Dt:
|
06/26/1990
|
|
Title:
|
METHOD OF AND APPARATUS FOR DESIGNING CIRCUIT BLOCK LAYOUT IN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/1994
|
Application #:
|
07552517
|
Filing Dt:
|
07/16/1990
|
|
Title:
|
SYSTEM AND METHOD FOR DETERMINING ROUTES BETWEEN CIRCUIT BLOCKS OF A PROGRAMMABLE LOGIC DEVICE BY DETERMINING A LOAD PIN WHICH IS CLOSEST TO THE CENTER OF GRAVITY OF PLURALITY OF LOAD PINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1992
|
Application #:
|
07563193
|
Filing Dt:
|
08/06/1990
|
|
Title:
|
INTEGRATED CIRCUIT INCLUDING NON-VOLATILE MEMORY CELL CAPABLE OF TEMPORARILY HOLDING INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1993
|
Application #:
|
07568857
|
Filing Dt:
|
08/17/1990
|
|
Title:
|
CHEMICAL VAPOR DEPOSITION METHOD FOR FORMING THIN FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1992
|
Application #:
|
07634326
|
Filing Dt:
|
12/26/1990
|
|
Title:
|
MASTER-SLAVE PROGRAMMABLE LOGIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1992
|
Application #:
|
07682007
|
Filing Dt:
|
04/08/1991
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE HAVING A REDUCED SWITCHING MATRIX
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1993
|
Application #:
|
07741466
|
Filing Dt:
|
09/11/1991
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1993
|
Application #:
|
07743089
|
Filing Dt:
|
08/09/1991
|
|
Title:
|
CMOS MASTER SLICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1993
|
Application #:
|
07760324
|
Filing Dt:
|
09/16/1991
|
|
Title:
|
DIGITAL FILTER HAVING A SWITCHING MATRIX AND ADDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1994
|
Application #:
|
07764901
|
Filing Dt:
|
09/24/1991
|
|
Title:
|
METHOD OF FORMING INTERLAYER-INSULATING FILM USING OZONE AND ORGANIC SILANES AT A PRESSURE ABOVE ATMOSPHERIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/1994
|
Application #:
|
07773220
|
Filing Dt:
|
10/09/1991
|
|
Title:
|
INTEGRATED CIRCUIT AND GATE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/1994
|
Application #:
|
07791405
|
Filing Dt:
|
11/14/1991
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE WITH CIRCUT PORTIONS COMMON TO BOTH CONFIGURATION AND USE CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/1994
|
Application #:
|
07796686
|
Filing Dt:
|
11/25/1991
|
|
Title:
|
PROGRAMMABLE INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1993
|
Application #:
|
07797920
|
Filing Dt:
|
11/26/1991
|
|
Title:
|
MULTICHIP MODULE WITH MULTILAYER WIRING SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1993
|
Application #:
|
07809148
|
Filing Dt:
|
12/18/1991
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT PROVIDED WITH CONTACT FOR INTER-LAYER CONNECTION AND METHOD OF INTER-LAYER CONNECTION THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1994
|
Application #:
|
07813792
|
Filing Dt:
|
12/26/1991
|
|
Title:
|
LABELLING CIRCUIT AND PROCESSOR FOR IMAGE PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
07826145
|
Filing Dt:
|
01/27/1992
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE HAVING AN INSULATING LAYER COMPOSED OF A BPSG FILM AND A PLASMA-CVD SILICON NITRIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1994
|
Application #:
|
07857974
|
Filing Dt:
|
03/26/1992
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1994
|
Application #:
|
07857986
|
Filing Dt:
|
03/26/1992
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1993
|
Application #:
|
07875424
|
Filing Dt:
|
04/29/1992
|
|
Title:
|
CHEMICAL VAPOR DEPOSITION APPARATUS FOR FORMING THIN FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1994
|
Application #:
|
07880700
|
Filing Dt:
|
05/08/1992
|
|
Title:
|
A SRAM WITH GATE OXIDE FILMS OF VARIED THICKNESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1995
|
Application #:
|
07883595
|
Filing Dt:
|
05/14/1992
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1994
|
Application #:
|
07896571
|
Filing Dt:
|
06/10/1992
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES HAVING A RESIST PATTERN COINCEDENT WITH GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1994
|
Application #:
|
07901764
|
Filing Dt:
|
06/17/1992
|
|
Title:
|
PLASMA CVD SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1994
|
Application #:
|
07921722
|
Filing Dt:
|
07/30/1992
|
|
Title:
|
METHOD OF CLEANING SEMICONDUCTOR SUBSTRATE AND APPARATUS FOR CARRYING OUT THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1994
|
Application #:
|
07934235
|
Filing Dt:
|
08/25/1992
|
|
Title:
|
MEMORY MODULE, METHOD FOR CONTROL THEREOF AND METHOD FOR SETTING FAULT BIT TABLE FOR USE THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1995
|
Application #:
|
07940195
|
Filing Dt:
|
09/02/1992
|
|
Title:
|
MULTILAYER RESIST AND METHOD OF FORMING RESIST PATTERN IN A MULTILAYER RESIST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1994
|
Application #:
|
07942469
|
Filing Dt:
|
09/09/1992
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1994
|
Application #:
|
07965421
|
Filing Dt:
|
10/23/1992
|
|
Title:
|
READ ONLY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1994
|
Application #:
|
07965780
|
Filing Dt:
|
10/23/1992
|
|
Title:
|
MULTILEVEL INTERCONNECT STRUCTURE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1993
|
Application #:
|
07966904
|
Filing Dt:
|
10/22/1992
|
|
Title:
|
CONFIGURABLE ELECTRONIC CIRCUIT BOARD ADAPTER THEREFOR, AND DESIGNING METHOD OF ELECTRONIC CIRCUIT USING THE SAME BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1994
|
Application #:
|
07971509
|
Filing Dt:
|
11/04/1992
|
|
Title:
|
PARALLEL A/D CONVERTER HAVING COMPARATOR THRESHOLD VOLTAGES DEFINED BY MOS TRANSISTOR GEOMETRIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
07971823
|
Filing Dt:
|
02/17/1993
|
|
Title:
|
NEURAL NETWORK, PROCESSOR, AND PATTERN RECOGNITION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1994
|
Application #:
|
07982901
|
Filing Dt:
|
11/30/1992
|
|
Title:
|
A CONTENT ADDRESSABLE MEMORY FOR HIGH SPEED RETRIEVAL OPERATION WITHOUT INTERFERENCE BETWEEN MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1994
|
Application #:
|
07991420
|
Filing Dt:
|
12/16/1992
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1995
|
Application #:
|
07991463
|
Filing Dt:
|
12/16/1992
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08001751
|
Filing Dt:
|
01/07/1993
|
|
Title:
|
HIERARCHICAL ENCODER INCLUDING TIMING AND DATA DETECTION DEVICES FOR A CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08002463
|
Filing Dt:
|
01/07/1993
|
|
Title:
|
PRIORITY ENCODER APPLICABLE TO LARGE CAPACITY CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/1995
|
Application #:
|
08009747
|
Filing Dt:
|
01/27/1993
|
|
Title:
|
MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICES WITH SOURCE/DRAIN FORMED IN SUBSTRATE PROJECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08034748
|
Filing Dt:
|
03/15/1993
|
|
Title:
|
METHOD OF MANUFACTURING INSULATING FILM OF SEMICONDUCTOR DEVICE AND APPARATUS FOR CARRYING OUT THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1994
|
Application #:
|
08040341
|
Filing Dt:
|
03/30/1993
|
|
Title:
|
METHOD OF PRODUCING SEMICONDUCTOR DEVICES OF A MONOS TYPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08044195
|
Filing Dt:
|
04/08/1993
|
|
Title:
|
CODING METHOD, SEMICONDUCTOR MEMORY FOR IMPLEMENTING CODING METHOD, DECODER FOR SEMICONDUCTOR MEMORY AND METHOD FOR IDENTIFICATION OF HAND-WRITTEN CHARACTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1994
|
Application #:
|
08056768
|
Filing Dt:
|
05/04/1993
|
|
Title:
|
PROCESS FOR DEPOSITING TITANIUM NITRIDE FILM BY CVD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
08058665
|
Filing Dt:
|
05/10/1993
|
|
Title:
|
RADIAL GATE ARRAY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1994
|
Application #:
|
08065290
|
Filing Dt:
|
05/21/1993
|
|
Title:
|
WAFER PROCESS TUBE APPARATUS AND METHOD FOR VERTICAL FURNACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1995
|
Application #:
|
08079123
|
Filing Dt:
|
06/14/1993
|
|
Title:
|
PROCESS FOR FORMING POLYCRYSTALLINE SILICON FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/1995
|
Application #:
|
08089106
|
Filing Dt:
|
07/12/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DRIVEN AT LOW VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08095914
|
Filing Dt:
|
07/23/1993
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08111598
|
Filing Dt:
|
08/25/1993
|
|
Title:
|
SURFACE PROCESSING APPARATUS USING NEUTRAL BEAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1995
|
Application #:
|
08127523
|
Filing Dt:
|
09/28/1993
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY AND METHOD OF USE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08142971
|
Filing Dt:
|
10/29/1993
|
|
Title:
|
METHOD OF FORMING MULTILAYERED WIRING STRUCTURE IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08148519
|
Filing Dt:
|
11/08/1993
|
|
Title:
|
METHOD OF AND APPARATUS FOR PLACING BLOCKS IN SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/1995
|
Application #:
|
08164954
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE FORMING A HIGH CONCENTRATION IMPURITY REGION THROUGH A CVD INSULATING FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08170789
|
Filing Dt:
|
12/21/1993
|
|
Title:
|
METHOD FOR SUPPLYING LIQUID MATERIAL AND PROCESS FOR FORMING THIN FILMS USING THE LIQUID MATERIAL SUPPLYING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08172716
|
Filing Dt:
|
12/27/1993
|
|
Title:
|
SEMICONDUCTOR DEVICE AND PROCESS FOR PRODUCTION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08172717
|
Filing Dt:
|
12/27/1993
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING MULTILEVEL INTERCONNECTION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1994
|
Application #:
|
08194626
|
Filing Dt:
|
02/08/1994
|
|
Title:
|
SEMICONDUCTOR DEVICE OF BAND-TO-BAND TUNNELING TYPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08198788
|
Filing Dt:
|
02/18/1994
|
|
Title:
|
MULTILEVEL INTERCONNECT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08216337
|
Filing Dt:
|
03/23/1994
|
|
Title:
|
INTERCONNECTION STRUCTURE FOR SEMICONDUCTOR INTEGRATED CIRCUIT AND MANUFACTURE OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08216410
|
Filing Dt:
|
03/23/1994
|
|
Title:
|
METHOD OF CHEMICAL MECHANICAL POLISHING PLANARIZATION OF AN INSULATING FILM USING AN ETCHING STOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08228257
|
Filing Dt:
|
04/15/1994
|
|
Title:
|
DIELECTRIC STRUCTURE FOR ANTI-FUSE PROGRAMMING ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08251290
|
Filing Dt:
|
05/31/1994
|
|
Title:
|
DATA FLOW CONTROL APPARATUS AND MEMORY APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/1997
|
Application #:
|
08264928
|
Filing Dt:
|
06/24/1994
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE WITH CONTACT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1996
|
Application #:
|
08277769
|
Filing Dt:
|
07/20/1994
|
|
Title:
|
METHOD OF USING ASSOCIATIVE MEMORIES AND AN ASSOCIATIVE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/1995
|
Application #:
|
08296462
|
Filing Dt:
|
08/26/1994
|
|
Title:
|
ASSOCIATIVE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1995
|
Application #:
|
08315861
|
Filing Dt:
|
09/30/1994
|
|
Title:
|
ASSOCIATIVE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1995
|
Application #:
|
08315862
|
Filing Dt:
|
09/30/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08316337
|
Filing Dt:
|
09/30/1994
|
|
Title:
|
ASSOCIATIVE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08321736
|
Filing Dt:
|
10/12/1994
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE USING SHARED CONTACT HOLE MASKS AND SEMICONDUCTOR DEVICE USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08348373
|
Filing Dt:
|
12/01/1994
|
|
Title:
|
MICROPROCESSOR UNIT HAVING INTERRUPT MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08353287
|
Filing Dt:
|
12/05/1994
|
|
Title:
|
ANTIFUSE ELEMENT AND SEMICONDUCTOR DEVICE HAVING ANTIFUSE ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08353294
|
Filing Dt:
|
12/05/1994
|
|
Title:
|
ANTIFUSE ELEMENT AND SEMICONDUCTOR DEVICE HAVING ANTIFUSE ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08353296
|
Filing Dt:
|
12/05/1994
|
|
Title:
|
ANTIFUSE ELEMENT, SEMICONDUCTOR DEVICE HAVING ANTIFUSE ELEMENTS, AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08359018
|
Filing Dt:
|
12/19/1994
|
|
Title:
|
MASTER-SLICE TYPE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08360056
|
Filing Dt:
|
12/20/1994
|
|
Title:
|
OUTPUT BUFFER CIRCUIT, INPUT BUFFER CIRCUIT AND BI-DIRECTIONAL BUFFER CIRCUIT FOR PLURAL VOLTAGE SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08386868
|
Filing Dt:
|
02/10/1995
|
|
Title:
|
ASSOCIATIVE MEMORY TO RETRIEVE A PLURALITY OF WORDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08393072
|
Filing Dt:
|
02/23/1995
|
|
Title:
|
ASSOCIATIVE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08408718
|
Filing Dt:
|
03/22/1995
|
|
Title:
|
ASSOCIATIVE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08431822
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
METHOD OF MANUFACTURING FET SEMICONDUCTOR DEVICES WITH POLYSILICON GATE HAVING LARGE GRAIN SIZES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08444261
|
Filing Dt:
|
05/18/1995
|
|
Title:
|
PLASMA PROCESSING SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08468669
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
METHOD OF USING ASSOCIATIVE MEMORIES AND AN ASSOCIATIVE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/1997
|
Application #:
|
08478927
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
08492108
|
Filing Dt:
|
08/29/1995
|
|
Title:
|
INSULATING FILM OF SEMICONDUCTOR DEVICE AND COATING SOLUTION FOR FORMING INSULATING FILM AND METHOD OF MANUFACTURING INSULATING FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08511894
|
Filing Dt:
|
08/07/1995
|
|
Title:
|
ELECTROSTATIC BREAKDOWN PROTECTION CIRCUIT FOR A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08518322
|
Filing Dt:
|
08/23/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH CONTACT STRUCTURE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08531752
|
Filing Dt:
|
09/21/1995
|
|
Title:
|
INTEGRATED CIRCUIT PROBE TESTING DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08535807
|
Filing Dt:
|
09/28/1995
|
|
Title:
|
LAYOUT OF SEMICONDUCTOR MEMORY AND CONTENT-ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08542832
|
Filing Dt:
|
10/13/1995
|
|
Title:
|
NEURAL NETWORK PROCESSOR INCLUDING SYSTOLIC ARRAY OF TWO-DIMENSIONAL LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08545736
|
Filing Dt:
|
11/21/1995
|
|
Title:
|
COATING SOLUTION AND METHOD FOR PREPARING THE COATING SOLUTION, METHOD FOR FORMING INSULATING FILMS FOR SEMICONDUCTOR DEVICES, AND METHOD FOR EVALUATING THE COATING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08569319
|
Filing Dt:
|
12/08/1995
|
|
Title:
|
METHOD FOR MAKING METAL INTERCONNECTON WITH CHLORINE PLASMA ETCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08571771
|
Filing Dt:
|
12/13/1995
|
|
Title:
|
ASSOCIATIVE MEMORY
|
|
