skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:012356/0770   Pages: 3
Recorded: 10/26/2001
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
03/04/2003
Application #:
10002831
Filing Dt:
10/26/2001
Title:
PROCESS FOR FORMING COMPOSITE OF BARRIER LAYERS OF DIELECTRIC MATERIAL TO INHIBIT MIGRATION OF COPPER FROM COPPER METAL INTERCONNECT OF INTEGRATED CIRCUIT STRUCTURE INTO ADJACENT LAYER OF LOW K DIELECTRIC MATERIAL
Assignors
1
Exec Dt:
10/24/2001
2
Exec Dt:
10/24/2001
Assignee
1
1551 MCCARTHY BOULEVARD
MILPITAS, CALIFORNIA 95035
Correspondence name and address
LSI LOGIC CORPORATION
SANDEEP JAGGI
1551 MCCARTHY BOULEVARD
MILPITAS, CA 95035

Search Results as of: 05/13/2024 10:46 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT