Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 012422/0724 | |
| Pages: | 3 |
| | Recorded: | 12/27/2001 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10032761
|
Filing Dt:
|
12/27/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
DRIVER CIRCUIT INTEGRATED WITH LOAD CURRENT OUTPUT CIRCUIT, PIN ELECTRONICS AND IC TESTER HAVING THEREOF
|
|
Assignees
|
|
|
6, KANDA SURUGADAI 4-CHOME, CHIYODA-KU |
TOKYO, JAPAN |
|
|
|
F. NISSEI EBISU BLDG. 16-3, HIGASHI 3-CHOMEN SHIBUYA-KU |
TOKYO, JAPAN |
|
Correspondence name and address
|
|
TOWNSEND AND TOWNSEND AND CREW LLP
|
|
ROBERT C. COLWELL
|
|
TWO EMBARCADERO CENTER, 8TH FLOOR
|
|
SAN FRANCISCO, CALIFORNIA 94111-3834
|
Search Results as of:
05/04/2024 06:11 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|