Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012590/0662 | |
| Pages: | 4 |
| | Recorded: | 02/04/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08692861
|
Filing Dt:
|
07/30/1996
|
|
Title:
|
ELECTRICALLY-ERASABLE AND PROGRAMMABLE ROM WITH PULSE-DRIVEN MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08692862
|
Filing Dt:
|
07/30/1996
|
|
Title:
|
ELECTRICALLY-ERASABLE ROM WITH PULSE-DRIVEN MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08721938
|
Filing Dt:
|
09/27/1996
|
|
Title:
|
METHOD OF FORMING FLOATING GATE TYPE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE HAVING SILICIDED SOURCE AND DRAIN REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08735428
|
Filing Dt:
|
10/22/1996
|
|
Title:
|
MOS TRANSISTOR WITH IMPURITY-IMPLANTED REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08765589
|
Filing Dt:
|
12/17/1996
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE CAPABLE OF SUPPRESSING A VARIATION OF THE BIT LINE POTENTIAL
|
|
|
Assignee
|
|
|
|
|
| 1-1, KAMIKODANAKA 4-CHOME, NAKAHARA-KU |
| KAWASAKI-SHI, KANAGAWA 211-8588, JAPAN |
|
|
Correspondence name and address
|
| |
FRISHAUF HOLTZ GOODMAN LANGER & CHICK
|
| |
LEONARD HOLTZ
|
| |
767 THIRD AVENUE
|
| |
25TH FLOOR
|
| |
NEW YORK, NY 10017-2023
|
Search Results as of:
05/10/2024 03:20 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
