Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012677/0854 | |
| Pages: | 2 |
| | Recorded: | 06/13/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09593284
|
Filing Dt:
|
06/13/2000
|
|
Title:
|
METHOD FOR DOUBLE-LAYER IMPLEMENTATION OF METAL OPTIONS IN AN INTEGRATED CHIP FOR EFFICIENT SILICON DEBUG
|
|
|
Assignee
|
|
|
|
|
| 901 SAN ANTONIO ROAD |
| PALO ALTO, CALIFORNIA 94303 |
|
|
Correspondence name and address
|
| |
D'ALESSANDRO & RITCHIE
|
| |
TARA HAYDEN
|
| |
P.O. BOX 640640
|
| |
SAN JOSE, CA 95164-0640
|
Search Results as of:
05/13/2024 10:13 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
