Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012728/0821 | |
| Pages: | 5 |
| | Recorded: | 03/25/2002 | | |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE INVENTOR'S NAME PREVIOUSLY RECORDED AT REEL 012484 FRAME 0274. (ASSIGNMENT OF ASSIGNOR'S INTEREST) |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10042029
|
Filing Dt:
|
01/07/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
CACHE COHERENCE PROTOCOL ENGINE AND METHOD FOR EFFICIENT PROCESSING OF INTERLEAVED MEMORY TRANSACTIONS IN A MULTIPROCESSOR SYSTEM
|
|
|
Assignee
|
|
|
|
|
| 20555 SH 249 - MC 110701 |
| HOUSTON, TEXAS 77070 |
|
|
Correspondence name and address
|
| |
PENNIE & EDMONDS LLP
|
| |
GARY S. WILLIAMS
|
| |
3300 HILLVIEW AVENUE
|
| |
PALO ALTO, CA 94304
|
Search Results as of:
05/09/2024 09:25 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
