Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 012849/0176 | |
| Pages: | 4 |
| | Recorded: | 04/30/2002 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
10076652
|
Filing Dt:
|
02/19/2002
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING ANTI-FUSE, METHOD OF FABRICATING, AND METHOD OF WRITING DATA IN THE SAME
|
|
Assignee
|
|
|
MAKUHARI TECHNO GARDEN B5, 1-3, NAKASE, MINHAMA-KU |
CHIBA 261-8501, JAPAN |
|
Correspondence name and address
|
|
OLIFF & BERRIDGE, PLC
|
|
JAMES A. OLIFF
|
|
P.O. BOX 19928
|
|
ALEXANDRIA, VA 22320
|
Search Results as of:
05/03/2024 11:00 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|