Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012954/0231 | |
| Pages: | 5 |
| | Recorded: | 05/29/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10157450
|
Filing Dt:
|
05/29/2002
|
|
Title:
|
PROCESS FOR FABRICATION OF A TRANSISTOR GATE INCLUDING HIGH-K GATE DIELECTRIC WITH IN-SITU RESIST TRIM, GATE ETCH, AND HIGH-K DIELECTRIC REMOVAL
|
|
|
Assignee
|
|
|
|
|
| P.O. BOX 3453 |
| ONE AMD PLACE |
| SUNNYVALE, CALIFORNIA 94088 |
|
|
Correspondence name and address
|
| |
RENNER, OTTO, BOISSELLE ET AL.
|
| |
ANDREW ROMERO
|
| |
1621 EUCLID AVENUE
|
| |
19TH FLOOR
|
| |
CLEVELAND, OH 44115
|
Search Results as of:
05/22/2024 12:32 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
