Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013101/0113 | |
| Pages: | 7 |
| | Recorded: | 07/16/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
8
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08166969
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
DEBUG MODE FOR A SUPERSCALAR RISC PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08167005
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING SPLIT- LEVEL CACHES IN A MULI- PROCESSOR SYSTEM INCLUDING DATA LOSS AND DEADLOCK PREVENTION SCHEMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08167006
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
MECHANISM AND METHOD FOR INTEGER DIVIDE INVOLVING PRE-ALIGNMENT OF THE DIVISOR RELATIVE TO THE DIVIDEND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08168744
|
Filing Dt:
|
12/15/1993
|
|
Title:
|
APPARATUS FOR PROCESSING INSTRUCTIONS IN A COMPUTING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08696788
|
Filing Dt:
|
08/14/1996
|
|
Title:
|
METHOD FOR PREVENTING MULTI-LEVEL CACHE SYSTEM DEADLOCK IN A MULTI- PROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08781851
|
Filing Dt:
|
01/10/1997
|
|
Title:
|
INVALIDATING INSTRUCTIONS IN FETCHED INSTRUCTION BLOCKS UPON PREDICTED TWO-STEP BRANCH OPERATIONS WITH SECOND OPERATION RELATIVE TARGET ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09363635
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
BRANCH PREDICTION ENTRY WITH TARGET LINE INDEX CALCULATED USING RELATIVE POSITION OF SECOND OPERATION OF TWO STEP BRANCH OPERATION IN A LINE OF INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09863898
|
Filing Dt:
|
05/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
|
Title:
|
LOADING PREVIOUSLY DISPATCHED SLOTS IN MULTIPLE INSTRUCTION DISPATCH BUFFER BEFORE DISPATCHING REMAINING SLOTS FOR PARALLEL EXECUTION
|
|
|
Assignees
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME, MINATO-KU |
| TOKYO 105-8001, JAPAN |
|
|
|
|
|
| 1225 CHARLESTON ROAD |
| MOUNTAIN VIEW, CALIFORNIA 94043 |
|
|
Correspondence name and address
|
| |
STERNE, KESSLER, GOLSTEIN & FOX P.L.L.C
|
| |
CRYSTAL D. SAYLES
|
| |
1100 NEW YORK AVE., N.W.
|
| |
SUITE 600
|
| |
WASHINGTON, D.C. 20005-3934
|
Search Results as of:
05/21/2024 02:58 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
