|
Total properties:
17
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1995
|
Application #:
|
08277175
|
Filing Dt:
|
07/19/1994
|
|
Title:
|
HYBRID ANALOG/DIGITAL AUTOMATIC GAIN CONTROL GAIN RECOVERY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1995
|
Application #:
|
08304248
|
Filing Dt:
|
09/12/1994
|
|
Title:
|
CENTER FREQUENCY CONTROLLED PHASE LOCKED LOOP SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08314894
|
Filing Dt:
|
09/29/1994
|
|
Title:
|
HYBRID PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08317383
|
Filing Dt:
|
10/04/1994
|
|
Title:
|
INTRINSIC R2R RESISTANCE LADDER DIGITAL TO ANALOG CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08324747
|
Filing Dt:
|
10/18/1994
|
|
Title:
|
SWITCHED CAPACITANCE PHASE LOCKED LOOP SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08342769
|
Filing Dt:
|
11/21/1994
|
|
Title:
|
DIFFERENTIAL STRING DAC WITH IMPROVED INTEGRAL NON-LINEARITY PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08346753
|
Filing Dt:
|
11/30/1994
|
|
Title:
|
ROM ENCODER CIRCUIT FOR FLASH ADC'S WITH TRANSISTOR SIZING TO PRESENT SPARKLE ERRORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08514389
|
Filing Dt:
|
08/11/1995
|
|
Title:
|
CHARGE PUMP SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08516384
|
Filing Dt:
|
08/17/1995
|
|
Title:
|
ALL MOS SINGLE-ENDED TO DIFFERENTIAL LEVEL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08537995
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
HALF-GRAY DIGITAL ENCODING METHOD AND CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08558010
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
ALL-MOS DIFFERENTIAL HIGH SPEED OUTPUT DRIVER FOR PROVIDING POSITIVE-ECL LEVELS INTO A VARIABLE LOAD IMPEDANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08560013
|
Filing Dt:
|
11/17/1995
|
|
Title:
|
DYNAMIC PHASE SELECTOR PHASE LOCKED LOOP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08920692
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
COMPOSITE LOAD CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09112889
|
Filing Dt:
|
07/09/1998
|
|
Title:
|
SAMPLED DELAY LOCKED LOOP INSENSITIVE TO CLOCK DUTY CYCLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09126489
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
HIGH BAND WIDTH, HIGH GAIN OFFSET COMPENSATING AMPLIFIER SYSTEM FOR A READ CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09174944
|
Filing Dt:
|
10/19/1998
|
|
Title:
|
PROGRAMMABLE PULSE SLIMMER SYSTEM FOR LOW PASS LADDER FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09270399
|
Filing Dt:
|
03/16/1999
|
|
Title:
|
TRANSCONDUCTANCE FILTER CONTROL SYSTEM
|
|
