Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 013429/0181 | |
| Pages: | 4 |
| | Recorded: | 10/25/2002 | | |
Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
9
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09760640
|
Filing Dt:
|
01/17/2001
|
Publication #:
|
|
Pub Dt:
|
06/21/2001
| | | | |
Title:
|
MULTILAYER WIRING STRUCTURE OF SEMICONDUCTOR DEVICE, METHOD OF PRODUCING SAID MULTILAYER WIRING STRUCTURE AND SEMICONDUCTOR DEVICE TO BE USED FOR RELIABILITY EVALUATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09768170
|
Filing Dt:
|
01/24/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
FABRICATION METHOD OF CAPACITOR FOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09779751
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
Semiconductor integrated circuit, computer system, data processor and data processing method
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09791774
|
Filing Dt:
|
02/26/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09797987
|
Filing Dt:
|
03/05/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09835169
|
Filing Dt:
|
04/16/2001
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTILEVEL INTERCONNECTION STRUCTURE AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09875960
|
Filing Dt:
|
06/08/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09892723
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
Title:
|
APPARATUS AND METHOD FOR PLASMA ETCHING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09904129
|
Filing Dt:
|
07/11/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
Buffer layer and growth method for subsequent epitaxial growth of III-V nitride semiconductors
|
|
Assignee
|
|
|
1006, OAZA KADOMA |
KADOMA-SHI |
OSAKA, 571-8501, JAPAN |
|
Correspondence name and address
|
|
MCDERMOTT, WILL & EMERY
|
|
MICHAEL E. FOGARTY
|
|
600 13TH STREET, N.W.
|
|
WASHINGTON, D.C. 20005
|
Search Results as of:
05/12/2024 08:50 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|