Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 013464/0275 | |
| Pages: | 2 |
| | Recorded: | 11/05/2002 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10287526
|
Filing Dt:
|
11/05/2002
|
Title:
|
METHOD OF FORMING CONDUCTIVE PATTERNS FORMED IN SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE USING MULTILAYER INTERCONNECTION
|
|
Assignee
|
|
|
7-12, TORANOMON 1-CHOME |
MINATO-KU, TOKYO, JAPAN |
|
Correspondence name and address
|
|
RABIN & BERDO, P.C.
|
|
STEVEN M. RABIN
|
|
1101 14TH STREET, N.W., SUITE 500
|
|
WASHINGTON, D.C. 20005
|
Search Results as of:
05/04/2024 11:15 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|