Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 013566/0090 | |
| Pages: | 6 |
| | Recorded: | 12/10/2002 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10315323
|
Filing Dt:
|
12/10/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
FLASH MEMORY ARCHITECTURE FOR OPTIMIZING PERFORMANCE OF MEMORY HAVING MULTI-LEVEL MEMORY CELLS
|
|
Assignee
|
|
|
8000 S. FEDERAL WAY |
P.O. BOX 6 |
BOISE, IDAHO 83716 |
|
Correspondence name and address
|
|
WINSTEAD SECHREST & MINICK P.C.
|
|
HUGH R. KRESS
|
|
2400 BANK ONE CENTER
|
|
910 TRAVIS STREET
|
|
HOUSTON, TEXAS 27002-5895
|
Search Results as of:
05/14/2024 07:27 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|