Total properties:
148
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
08919674
|
Filing Dt:
|
08/28/1997
|
|
Title:
|
METHOD FOR MANUFACTURING A NONVOLATILE SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09265346
|
Filing Dt:
|
03/09/1999
|
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
|
Title:
|
METHOD OF GENERATING TEST PATTERN FOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
09317056
|
Filing Dt:
|
05/24/1999
|
|
Title:
|
METHOD FOR DRIVING SOLID-STATE IMAGE PICKUP DEVICE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09452926
|
Filing Dt:
|
12/02/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09456259
|
Filing Dt:
|
12/07/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09456260
|
Filing Dt:
|
12/07/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE IN WHICH MPU AND DRAM AS SECONDARY CACHE MEMORY ARE MOUNTED ON SAME CHIP TO EASILY REALIZE HIGH SPEED OF CYCLE TIME UNDER RESTRICTION ON CHIP SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09459009
|
Filing Dt:
|
12/10/1999
|
|
Title:
|
CONCENTRATION CONTROL APPARATUS OF LIQUID CHEMICAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09478687
|
Filing Dt:
|
01/06/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
PROCESS FOR MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09490705
|
Filing Dt:
|
01/24/2000
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
|
Title:
|
Semiconductor device and a method for forming a via hole in a semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09497423
|
Filing Dt:
|
02/03/2000
|
|
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09507603
|
Filing Dt:
|
02/18/2000
|
|
Title:
|
SOLID STATE IMAGE SENSOR USING AN INTERMEDIATE REFRACTIVE INDEX ANTIREFLECTION FILM AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09516991
|
Filing Dt:
|
03/01/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
|
Title:
|
BIPOLAR/BICMOS SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09517604
|
Filing Dt:
|
03/02/2000
|
|
Title:
|
LOGIC SIMULATION METHOD IN WHICH SIMULATION IS DYNAMICALLY SWITCHABLE BETWEEN MODELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09521680
|
Filing Dt:
|
03/09/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH INCREASED CONNECTION STRENGHT BETWEEN SOLDER BALLS AND WIRING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09526904
|
Filing Dt:
|
03/16/2000
|
|
Title:
|
MULTI-CHIP SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09565505
|
Filing Dt:
|
05/05/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE INSPECTION APPARATUS AND SEMICONDUCTOR DEVICE INSPECTION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09584133
|
Filing Dt:
|
05/31/2000
|
|
Title:
|
LOW-AMPLITUDE DRIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09594934
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
LATCH CIRCUIT AND REGISTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09597937
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
METHOD FOR DETECTING AN END POINT OF ETCHING IN A PLASMA-ENHANCED ETCHING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09599798
|
Filing Dt:
|
06/22/2000
|
|
Title:
|
REDUNDANT PROGRAMMABLE CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE HAVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09611580
|
Filing Dt:
|
07/05/2000
|
|
Title:
|
RETICLE AND METHOD OF FABRICATING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09636078
|
Filing Dt:
|
08/10/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING GATE INSULATING LAYERS DIFFERENT IN THICKNESS AND MATERIAL AND PROCESS FOR FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09640817
|
Filing Dt:
|
08/17/2000
|
|
Title:
|
VACUUM OPERATION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09641125
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
ELECTRON BEAM EXPOSURE MASK, ELECTRON BEAM EXPOSURE METHOD, METHOD OF FABRICATING SEMICONDUCTOR DEVICE, AND ELECTRON BEAM EXPOSURE APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09670164
|
Filing Dt:
|
09/26/2000
|
|
Title:
|
CLOCK RECOVERY CIRCUIT AND TRANSMITTER-RECEIVER THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09670461
|
Filing Dt:
|
09/26/2000
|
|
Title:
|
APPARATUS AND METHOD FOR DESIGNING SEMICONDUCTOR CIRCUIT, AND RECORDING MEDIUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09686305
|
Filing Dt:
|
10/11/2000
|
|
Title:
|
METHOD FOR PRODUCING SIMULATION MODELS AND SIMULATION SYSTEM USING SIMULATION MODELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09686676
|
Filing Dt:
|
10/11/2000
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09691456
|
Filing Dt:
|
10/18/2000
|
|
Title:
|
SHALLOW TRENCH ISOLATION STRUCTURE FOR A BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09696823
|
Filing Dt:
|
10/26/2000
|
|
Title:
|
COUNTER CONTROL APPARATUS AND CONTROL METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09709183
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
METHOD AND APPARATUS FOR PROCESSING BIOLOGICALLY HARDLY DEGRADABLE WASTE WATER CAPABLE OF REDUCING OZONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
09709203
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
CLOCK RIDE-OVER METHOD AND CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09709204
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING A PAIR OF BANK SELECT DRIVERS DRIVING EACH BANK SELECT LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09709216
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
STATIC RANDOM ACCESS MEMORY DEVICE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09730940
|
Filing Dt:
|
12/06/2000
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
|
Title:
|
Reading defect detecting circuit and reading defect detecting method of EEPROM
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09731218
|
Filing Dt:
|
12/06/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT WITH BURN-IN AND BIST TESTING CAPABILITIES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09746343
|
Filing Dt:
|
12/22/2000
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR SUPERVISING REFERENCE WAFERS ON A SEMICONDUCTOR DEVICE PRODUCTION LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09751979
|
Filing Dt:
|
12/29/2000
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING SIMULTANEOUS FORMATION OF VIA HOLE REACHING METAL WIRING AND CONCAVE GROOVE IN INTERLAYER FILM AND SEMICONDUCTOR INTEGRATED CIRCUIT MANUFACTURED WITH THE MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09754638
|
Filing Dt:
|
01/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
|
Title:
|
DRY ETCHING METHOD AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09764496
|
Filing Dt:
|
01/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09766002
|
Filing Dt:
|
01/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR MEASURING TRENCH DEPTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09768633
|
Filing Dt:
|
01/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09768693
|
Filing Dt:
|
01/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF DESIGNING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09773341
|
Filing Dt:
|
01/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MODULE USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
09775927
|
Filing Dt:
|
02/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
|
Title:
|
QUADRATURE MODULATOR
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09775979
|
Filing Dt:
|
02/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY HAVING REDUCED CURRECT CONSUMPTION IN THE REFRESH OPERATION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09779762
|
Filing Dt:
|
02/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
Semiconductor device using a BGA package and method of producing the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09780819
|
Filing Dt:
|
02/09/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09789864
|
Filing Dt:
|
02/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
FLIP-CHIP TYPE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09790075
|
Filing Dt:
|
02/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
A METHOD OF ETCHING POLYCRYSTALLINE SILICON FILM BY USING TWO CONSECUTIVE DRY-ETCHING PROCESSES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09792094
|
Filing Dt:
|
02/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
Plasma CVD apparatus
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09799543
|
Filing Dt:
|
03/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Title:
|
SYNCHRONOUS DELAY CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09801550
|
Filing Dt:
|
03/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09805390
|
Filing Dt:
|
03/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
METHOD OF AND APPARATUS FOR PERFORMING CIRCUIT-PROCESSING, METHOD OF AND APPARATUS FOR CONTROLLING THE MOTION OF THE CIRCUIT-PROCESSING PERFORMING APPARATUS, AND INFORMATION STORAGE MEDIUM
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09814013
|
Filing Dt:
|
03/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
Method of forming shallow trench isolation
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09815552
|
Filing Dt:
|
03/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
Test method for switching to redundant circuit in SRAM pellet
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09823058
|
Filing Dt:
|
03/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
Stock/transfer vessel for semiconductor substrate and method of manufacturing semiconductor device
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09825174
|
Filing Dt:
|
04/03/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
Supply of controlled amount of polishing slurry to semiconductor wafers
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09837721
|
Filing Dt:
|
04/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
|
Title:
|
RETICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09837734
|
Filing Dt:
|
04/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
|
Title:
|
NON-VOLATILE SEMICONDUCTOR STORAGE APPARATUS WITH OVERLAPPING GATES AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09837956
|
Filing Dt:
|
04/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
|
Title:
|
FABRICATION METHOD OF IMPLANTING SILICONIONS INTO THE SILICON SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09837957
|
Filing Dt:
|
04/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
|
Title:
|
PHOTOMASK PATTERN SHAPE CORRECTION METHOD AND CORRECTED PHOTOMASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
09840386
|
Filing Dt:
|
04/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, AND PROCESSING SYSTEM AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09842243
|
Filing Dt:
|
04/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
HIGH-FREQUENCY CIRCUIT AND ITS MODULE FOR COMMUNICATION DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09847607
|
Filing Dt:
|
05/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A REPAIRABLE FLIP CHIP SEMICONDUCTOR DEVICE WITH EXCELLENT PACKAGING RELIABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09848124
|
Filing Dt:
|
05/03/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
MASK FOR ELECTRON BEAM DRAWING UTILIZING AUXILIARY PATTERNS THAT DO NOT BORE THROUGH THE SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09863705
|
Filing Dt:
|
05/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
FLASH MEMORY DEVICE WITH AN INVERTED TAPERED FLOATING GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09865000
|
Filing Dt:
|
05/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING REINFORCED COUPLING BETWEEN SOLDER BALLS AND SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09866404
|
Filing Dt:
|
05/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
FLIP CHIP TYPE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTRUING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09870218
|
Filing Dt:
|
05/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
APPARATUS PROCESSING A GATE PORTION IN A SEMICONDUCTOR MANUFACTURING APPARATUS, WHICH REMOVE A GATE CORRESPONDENCE PORTION FROM A SEMICONDUCTOR PACKAGE CONNECTED TO A LEAD FRAME, AND A RESIN BURR DEPOSITED ON A LEAD PORTION ASSOCIATED WITH THE SEMICONDUCTOR PACKAG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09870219
|
Filing Dt:
|
05/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
|
Title:
|
TEST METHOD OF MASK FOR ELECTRON-BEAM EXPOSURE AND METHOD OF ELECTRON-BEAM EXPOSURE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09870220
|
Filing Dt:
|
05/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
|
Title:
|
Monitoring resistor element and measuring method of relative preciseness of resistor elements
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09871371
|
Filing Dt:
|
05/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
SUPPORT-FRAME BONDING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09874078
|
Filing Dt:
|
06/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
|
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR WITH REDUCED OFFSET VOLTAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09878053
|
Filing Dt:
|
06/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
|
Title:
|
Storage device having an error correction function
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09879779
|
Filing Dt:
|
06/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
|
Title:
|
Semiconductor device with multilayer wiring structure of laminated damascene wiring and fabrication method thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09881945
|
Filing Dt:
|
06/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
|
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE HAVING DIFFERENT GATE OXIDE THICKNESS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09886844
|
Filing Dt:
|
06/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
Semiconductor device and method of manufacturing the same
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09897248
|
Filing Dt:
|
07/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE TO INCREASE STRENGTH OF CONNECTION BETWEEN SOLDER BALLS AND WIRING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09902841
|
Filing Dt:
|
07/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
|
Title:
|
ELECTROMIGRATION EVALUATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09902842
|
Filing Dt:
|
07/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING A PLURALITY OF MACROS THAT CAN BE OPERATED ALTHOUGH THEIR OPERATIONAL VOLTAGES ARE DIFFERENT FROM EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09904167
|
Filing Dt:
|
07/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
|
Title:
|
FLIP-CHIP TYPE SEMICONDUCTOR DEVICE HAVING SPLIT VOIDS WITHIN UNDER-FILL LAYER AND ITS MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
09906996
|
Filing Dt:
|
07/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
ACTIVE-MATRIX TYPE DISPLAY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09908958
|
Filing Dt:
|
07/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
|
Title:
|
CAPACITOR ELECTRODE HAVING UNEVEN SURFACE FORMED BY USING HEMISPHERICAL GRAINED SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09909051
|
Filing Dt:
|
07/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09916429
|
Filing Dt:
|
07/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
METHOD OF FORMING A TRENCH ISOLATION STRUCTURE RESISTANT TO HOT PHOSPHORIC ACID BY EXTENDING TRENCH LINER TO SHOULDER PORTIONS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09939457
|
Filing Dt:
|
08/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
|
Title:
|
Semiconductor Having Film Electrodes And Protruding Electrodes On Opposite Surfaces Thereof
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09939458
|
Filing Dt:
|
08/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
|
Title:
|
Semiconductor device of STI structure and method of fabricating MOS transistors having consistent threshold voltages
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09942313
|
Filing Dt:
|
08/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH STACKED SEMICONDUCTOR CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09944792
|
Filing Dt:
|
08/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE AND PRODUCTION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09950748
|
Filing Dt:
|
09/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
|
Title:
|
PROCESSING APPARATUS HAVING PARTICLE COUNTER AND CLEANING DEVICE, CLEANING METHOD, CLEANLINESS DIAGNOSIS METHOD AND SEMICONDUCTOR FABRICATING APPARATUS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09950870
|
Filing Dt:
|
09/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09962169
|
Filing Dt:
|
09/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
|
Title:
|
Semiconductor device manufacturing apparatus and method for manufacturing a semiconductor device
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09968440
|
Filing Dt:
|
10/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/04/2002
| | | | |
|
Title:
|
Photomask
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09997192
|
Filing Dt:
|
11/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
REFERENCE VOLTAGE GENERATOR CIRCUIT FOR NONVOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
10008030
|
Filing Dt:
|
11/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/04/2002
| | | | |
|
Title:
|
METHOD FOR MONITORING AN AMOUNT OF HEAVY METAL CONTAMINATION IN A WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10010073
|
Filing Dt:
|
11/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
|
Title:
|
PARLLEL IN SERIAL OUT CIRCUIT HAVING FLIP-FLOP LATCHING AT MUTIPLE CLOCK RATES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10010339
|
Filing Dt:
|
12/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
|
Title:
|
MOS transistor fabrication method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10013821
|
Filing Dt:
|
12/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
|
Title:
|
VIDEO SIGNAL PROCESSING CIRCUIT THAT CAN CORRESPOND TO A PLURALITY OF TELEVISION SIGNAL METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10015209
|
Filing Dt:
|
11/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
|
Title:
|
SEMICONDUCTOR CIRCUIT DESIGNING APPARATUS AND A SEMICONDUCTOR CIRCUIT DESIGNING METHOD IN WHICH THE NUMBER OF STEPS IN A CIRCUIT DESIGN AND A LAYOUT DESIGN IS REDUCED
|
|
