Total properties:
964
Page
8
of
10
Pages:
1 2 3 4 5 6 7 8 9 10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09128740
|
Filing Dt:
|
08/04/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING SENSE AMPLIFIERS SHARED BETWEEN OPEN BIT LINES LESS AFFECTED BY ADJACENT ONES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09128781
|
Filing Dt:
|
08/04/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09129408
|
Filing Dt:
|
08/05/1998
|
|
Title:
|
CONSTANT POWER VOLTAGE GENERATOR WITH CURRENT MIRROR AMPLIFIER OPTIMIZED BY LEVEL SHIFTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09130653
|
Filing Dt:
|
08/07/1998
|
|
Title:
|
SOUND COMPRESSION/DECOMPRESSION METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09134394
|
Filing Dt:
|
08/14/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09134576
|
Filing Dt:
|
08/14/1998
|
|
Title:
|
INTEGRATED CIRCUIT FOR SUPPLYING A CLOCK SIGNAL AND METHOD FOR CONSTRUCTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09135560
|
Filing Dt:
|
08/18/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUNDANCY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09136382
|
Filing Dt:
|
08/19/1998
|
|
Title:
|
VARIABLE CURRENT SOURCE WITH DEVIATION COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09137139
|
Filing Dt:
|
08/20/1998
|
|
Title:
|
METHOD OF SIMULATING IMPACT IONIZATION PHENOMENON IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09137144
|
Filing Dt:
|
08/20/1998
|
|
Title:
|
CHARGE PUMPING CIRCUIT AND PLL FREQUENCY SYNTHESIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09138011
|
Filing Dt:
|
08/21/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND PROCESS FOR PRODUCTION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09138330
|
Filing Dt:
|
08/24/1998
|
|
Title:
|
METHOD OF WRITING CROSS PATTERN IN ADJACENT AREAS OF LAYER SENSITIVE TO CHARGED PARTICLE BEAM FOR IMPROVING STITCHING ACCURACY WITHOUT SACRIFICE OF THROUGHPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09140654
|
Filing Dt:
|
08/26/1998
|
|
Title:
|
SEMICONDUCTOR LOGICAL DEVICE CAPABLE OF CIRCUIT SWITCHING WITHOUT BEING INFLUENCED BY TRANSITIONAL EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09140656
|
Filing Dt:
|
08/26/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING LONG PADS AND SHORT PADS ALTERNATED FOR FINE PITCH WITHOUT SACRIFICE OF PROBING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09141324
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09141800
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
BURST MODE TYPE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09143377
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH INSULATED GATE ELECTRODE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09144069
|
Filing Dt:
|
08/31/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09144504
|
Filing Dt:
|
08/31/1998
|
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE WITH AN ETCHING STOPPER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09144939
|
Filing Dt:
|
09/01/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH CONTROL FOR AUXILIARY WORD LINES FOR MEMORY CELL SELECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09146181
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
OPERATIONAL AMPLIFIER HAVING A WIDE INPUT/OUTPUT RANGE AND AN IMPROVED SLEW RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09146434
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
METHOD AND APPARATUS FOR PRE-PROCESSING OF SEMICONDUCTOR SUBSTRATE SURFACE ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09146532
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
GRAPHICS PROCESSING METHOD AND APPARATUS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
09148190
|
Filing Dt:
|
09/04/1998
|
|
Title:
|
MOS TRANSISTOR READ-ONLY MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09148327
|
Filing Dt:
|
09/04/1998
|
|
Title:
|
EMITTER FOLLOWER CIRCUIT HAVING NO TEMPERATURE DEPENDENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09149439
|
Filing Dt:
|
09/08/1998
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09149773
|
Filing Dt:
|
09/08/1998
|
|
Title:
|
APPARATUS CHECKING METHOD AND APPARATUS TO WHICH THE SAME IS APPLIED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09150710
|
Filing Dt:
|
09/10/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH IMPURITY LAYER AS CHANNEL STOPPER IMMEDIATELY UNDER SILICON OXIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09151770
|
Filing Dt:
|
09/11/1998
|
|
Title:
|
BALL GRID ARRAY SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09152254
|
Filing Dt:
|
09/14/1998
|
|
Title:
|
CCD TYPE SOLID STATE IMAGE PICK-UP DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09153610
|
Filing Dt:
|
09/15/1998
|
|
Title:
|
METHOD OF ERASING DATA IN NONVOLATILE SEMICONDUCTOR MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09154201
|
Filing Dt:
|
09/16/1998
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH A CONDUCTOR FILM HAVING A POLYCRYSTALLINE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09154713
|
Filing Dt:
|
09/17/1998
|
|
Title:
|
SEMICONDUCTOR APPARATUS FOR USE IN LOW VOLTAGE POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09154986
|
Filing Dt:
|
09/17/1998
|
|
Title:
|
DIFFUSION SIMULATING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09156615
|
Filing Dt:
|
09/18/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09157365
|
Filing Dt:
|
09/21/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE STABLY STORING MULTIPLE-VALUED DATA WITHOUT A DECREASE IN OPERATION MARGIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09157474
|
Filing Dt:
|
09/21/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09157534
|
Filing Dt:
|
09/21/1998
|
|
Title:
|
TIMER DEVICE HAVING TIMER COUNTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09159582
|
Filing Dt:
|
09/24/1998
|
|
Title:
|
A VERTICAL MOSFET HAVING PENETRATING WIRING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09160049
|
Filing Dt:
|
09/25/1998
|
|
Title:
|
AN INPUT CIRCUIT HAVING CURRENT CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09160566
|
Filing Dt:
|
09/25/1998
|
|
Title:
|
HORIZONTAL SCANNING PULSE SIGNAL CONTROL CIRCUIT USING DIGITAL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09161217
|
Filing Dt:
|
09/28/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT HAVING SHIFT REDUNDANCY CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09161218
|
Filing Dt:
|
09/28/1998
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING METHOD SUITABLE FOR HIGHLY ACCURATE PLANARIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09161954
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
DYNAMIC TYPE SEMICONDUCTOR MEMORY DEVICE HAVING FUNCTION OF COMPENSATING FOR THRESHOLD VALUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09162761
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
OUTPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09163907
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
HIGH SPEED CHARGE PUMP CIRCUIT HAVING FIELD EFFECT TRANSISTORS POSSESSING AN IMPROVED CHARGE TRANSFER EFFICIENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09164335
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
FIELD-EFFECT TRANSISTOR WITH A TRENCH ISOLATION STRUCTURE AND A METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09164368
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING REVERSING LOGIC MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09164494
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING PHASE TRANSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09166424
|
Filing Dt:
|
10/05/1998
|
|
Title:
|
CHAMBER ETCHING OF PLASMA PROCESSING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09168670
|
Filing Dt:
|
10/09/1998
|
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR DEVICE EQUIPPED WITH SILICIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09170071
|
Filing Dt:
|
10/13/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING STRESS RELAXATION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09170717
|
Filing Dt:
|
10/14/1998
|
|
Title:
|
DIFFERENTIAL AMPLIFIER CONSTITUTED OF BIPOLAR TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09172770
|
Filing Dt:
|
10/15/1998
|
|
Title:
|
PLL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09172860
|
Filing Dt:
|
10/15/1998
|
|
Title:
|
PLASMA ETCHING METHOD FOR FORMING HOLE IN MASKED SILICON DIOXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09173163
|
Filing Dt:
|
10/15/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING PROTECTIVE TRANSISTORS WITH P-N JUNCTION BROKEN DOWN EARLIER THAN BREAKDOWN OF GATE INSULATOR OF COMPONENT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09173698
|
Filing Dt:
|
10/16/1998
|
|
Title:
|
IMPROVED INPUT/OUTPUT INTERFACE INCLUDING AN OUTPUT BUFFER CIRCUIT AND DEPLETION TYPE FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09176325
|
Filing Dt:
|
10/22/1998
|
|
Title:
|
OSCILLATORY CIRCUIT HAVING BUILT-IN TEST CIRCUIT FOR CHECKING OSCILLATING SIGNAL FOR DUTY FACTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09176914
|
Filing Dt:
|
10/22/1998
|
|
Title:
|
SUB-QUARTER MICRON SILICON-ON-INSULATOR MOS FIELD EFFECT TRANSISTOR WITH DEEP SILICIDE CONTACT LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09176996
|
Filing Dt:
|
10/22/1998
|
|
Title:
|
WIRING LAYOUT METHOD FOR SEMICONDUCTOR DEVICE AND RECORDING MEDIUM ON WHICH WIRING LAYOUT PROGRAM FOR SEMICONDUCTOR DEVICE IS RECORDED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09177610
|
Filing Dt:
|
10/23/1998
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CELL HAVING AN IMPROVED FIN-STRUCTURED STORAGE ELECTRODE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09178813
|
Filing Dt:
|
10/26/1998
|
|
Title:
|
METHOD FOR MANUFACUTURING SEMICONDUCTOR DEVICES HAVING DUAL DAMASCENE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09178829
|
Filing Dt:
|
10/26/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09178831
|
Filing Dt:
|
10/26/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09179388
|
Filing Dt:
|
10/27/1998
|
|
Title:
|
DIFFUSION SIMULATION METHOD FOR IMPURITIES USING MESH POINTS AND BRANCHES UTILIZING CONCENTRATIONS OF ELECTRICALLY ACTIVE IMPURITIES AND EFFECTIVE IMPURITY ELECTRIC FIELD MOBILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09179412
|
Filing Dt:
|
10/27/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING AN INPUT AND OUTPUT PROTECTIVE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09179891
|
Filing Dt:
|
10/28/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09181328
|
Filing Dt:
|
10/28/1998
|
|
Title:
|
CMOS SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09181566
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
PHOTOMASK AND METHOD OF EXPOSURE USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09182013
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
METHOD FOR FABRICATING A MULTI-LEVEL MASK ROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09184235
|
Filing Dt:
|
11/02/1998
|
|
Title:
|
METHOD OF MANUFACTURING A BICMOS SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09186683
|
Filing Dt:
|
11/05/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND A DRIVING METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09187738
|
Filing Dt:
|
11/09/1998
|
|
Title:
|
CONSTRUCTION OF AND METHOD OF MANUFACTURING AN MIM OR MIS ELECTRON SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09187739
|
Filing Dt:
|
11/09/1998
|
|
Title:
|
COMPUTER SIMULATION METHOD OF IMPURITY WITH PILEUP PHENOMENON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09188378
|
Filing Dt:
|
11/10/1998
|
|
Title:
|
HIGH YIELD SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09188381
|
Filing Dt:
|
11/10/1998
|
|
Title:
|
METHOD OF FORMING ALUMINUM INTERCONNECTION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09189146
|
Filing Dt:
|
11/10/1998
|
|
Title:
|
RESET CIRCUIT FOR FLIPFLOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09190205
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
METHOD OF MANUFACTURING FLOATING GATE TYPE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09190447
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
LEVEL SHIFTER CIRCUIT CERTAINLY OPERABLE ALTHOUGH A POWER SUPPLY VOLTAGE IS A LOW VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09190826
|
Filing Dt:
|
11/12/1998
|
|
Title:
|
MULTILEVEL INTERCONNECTED SEMICONDUCTOR DEVICE HAVING A MOISTURE PENETRATION BARRIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09192190
|
Filing Dt:
|
11/16/1998
|
|
Title:
|
SOLID STATE IMAGE SENSOR AND ITS FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09192475
|
Filing Dt:
|
11/17/1998
|
|
Title:
|
METHOD FOR QUANTITATING IMPURITY CONCENTRATION IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09192476
|
Filing Dt:
|
11/17/1998
|
|
Title:
|
PROCESS OF FABRICATING SEMICONDUCTOR DEVICE HAVING ASHING STEP FOR PHOTO-RESIST MASK IN PLASMA PRODUCED FROM NXHY GAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09192528
|
Filing Dt:
|
11/17/1998
|
|
Title:
|
FERROELECTRIC RANDOM ACCESS MEMORY DEVICE HAVING SHORT-LIVED CELL DETECTOR AVAILABLE FOR LIFE TEST FOR FERROELECTRIC CAPACITOR AND METHOD FOR TESTING FERROELECTRIC MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09192534
|
Filing Dt:
|
11/17/1998
|
|
Title:
|
RESIDUE REMOVAL PROCESS FOR FORMING INTER-LEVEL INSULATING LAYER OF PARYLENE POLYMER WITHOUT PEELING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09192940
|
Filing Dt:
|
11/16/1998
|
|
Title:
|
METHOD FOR TRANSFERRING PATTERN IMAGES THROUGH MIX-AND-MATCH EXPOSURE AT IMPROVED OVERLAY ACCURACY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09193358
|
Filing Dt:
|
11/17/1998
|
|
Title:
|
REDUNDANCY METHOD AND SEMICONDUCTOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09193368
|
Filing Dt:
|
11/17/1998
|
|
Title:
|
METHOD AND APPARATUS POLISHING WAFER FOR EXTENDED EFFECTIVE AREA OF WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09195451
|
Filing Dt:
|
11/18/1998
|
|
Title:
|
MULTI-VALUE DYNAMIC SEMICONDUCTOR MEMORY DEVICE HAVING TWISTED BIT LINE PAIRS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09195695
|
Filing Dt:
|
11/19/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09195697
|
Filing Dt:
|
11/19/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09197041
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
CIRCUIT FOR SELECTING ONE OF DIVIDED ENCODERS FOR ANALOG TO DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09197193
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
CONTENT-ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09197251
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING PROCESS DIAGNOSIS SYSTEM SUITABLE FOR DIAGNOSES OF MANUFACTURING PROCESS OF LOGIC LSI COMPOSED OF A PLURALITY OF LOGIC CIRCUIT BLOCKS AND DIAGNOSIS METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09197372
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09199390
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09201143
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
SPUTTERING APPARATUS SIMULATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09203179
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
PHASE LOCKED LOOP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09204940
|
Filing Dt:
|
12/03/1998
|
|
Title:
|
METHOD OF IMPLEMENTING ELECTRON BEAM LITHOGRAPHY USING UNIQUELY POSITIONED ALIGNMENT MARKS AND A WAFER WITH SUCH ALIGNMENT MARKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09205695
|
Filing Dt:
|
12/04/1998
|
|
Title:
|
WAFER POLISHING APPARATUS AND POLISHING METHOD
|
|
