|
Total properties:
25
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
08731462
|
Filing Dt:
|
10/11/1996
|
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INCLUDING STEP OF FORMING SELF-ALIGNED METAL SILICIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08732147
|
Filing Dt:
|
10/16/1996
|
|
Title:
|
STATIC SEMICONDUCTOR MEMORY OF FLIP-FLOP CIRCUIT TYPE WITH DRIVING N-CHANNEL TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08825574
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
POWER SUPPLY SWITCHING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
08859210
|
Filing Dt:
|
05/20/1997
|
|
Title:
|
PROCESS FOR FORMING A CAPACITOR INCORPORATED IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09093819
|
Filing Dt:
|
06/09/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09391372
|
Filing Dt:
|
09/08/1999
|
|
Title:
|
PULSE SIGNAL GENERATING APPARATUS AND PULSE SIGNAL GENERATING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09433057
|
Filing Dt:
|
11/03/1999
|
|
Title:
|
TIMER ASSEMBLY FOR GENERATING A PWM SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09448299
|
Filing Dt:
|
11/24/1999
|
|
Title:
|
MICRO-PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09451104
|
Filing Dt:
|
11/30/1999
|
|
Title:
|
POWER SAVING ADDRESS TRANSLATION BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09454913
|
Filing Dt:
|
12/06/1999
|
|
Title:
|
SINGLE-END-ZERO RECEIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09505896
|
Filing Dt:
|
02/17/2000
|
|
Title:
|
VITERBI DECODER AND VITERBI DECODING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09593932
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
CLOCK RECOVERY CIRCUIT AND PHASE DETECTING METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09643254
|
Filing Dt:
|
08/22/2000
|
|
Title:
|
PHASE-LOCKED LOOP CIRCUIT FOR HORIZONTAL SYNCHRONIZATION SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09661379
|
Filing Dt:
|
09/13/2000
|
|
Title:
|
INFORMATION PROCESSING SYSTEM CAPABLE OF INDICATING TENDENCY TO CHANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
09726618
|
Filing Dt:
|
12/01/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Title:
|
METHOD, AND APPARATUS FOR SIMULATING A SYSTEM USING AN OBJECT ORIENTED LANGUAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09816149
|
Filing Dt:
|
03/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
Evaluation of optically anisotropic structure
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
09864327
|
Filing Dt:
|
05/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
FAULT ANALYZING SYSTEM, METHOD FOR PURSUING FAULT ORIGIN AND INFORMATION STORAGE MEDIUM FOR STORING COMPUTER PROGRAM REPRESENTATIVE OF THE METHOD
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09876051
|
Filing Dt:
|
06/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
|
Title:
|
Logic determination device for semiconductor integrated device and logic determination method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09878972
|
Filing Dt:
|
06/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
|
Title:
|
REFERENCE VOLTAGE SUPPLY CIRCUIT HAVING REDUCED DISPERSION OF AN OUTPUT VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09971924
|
Filing Dt:
|
10/09/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
|
Title:
|
BRUSHLESS MOTOR DRIVE CIRCUIT HAVING LOW NOISE AND HIGH EFFICIENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10084501
|
Filing Dt:
|
02/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
|
Title:
|
METHOD OF FORMING MASK FOR CHARGED PARTICLE BEAM EXPOSURE AND PROCESSING PROGRAM OF PATTERN DATA FOR FORMING MASK FOR CHARGED PARTICLE BEAM EXPOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10090787
|
Filing Dt:
|
03/06/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, RESIN SEALING METHOD AND RESIN SEALING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
10155976
|
Filing Dt:
|
05/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
|
Title:
|
BUFFER CIRCUIT CAPABLE OF CARRYING OUT INTERFACE WITH A HIGH SPEED
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10167481
|
Filing Dt:
|
06/13/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
|
Title:
|
Retaining box, and a feeding apparatus of a semiconductor wafer, which can feed or retain a semiconductor wafer without any contamination of the semiconductor wafer caused by a hydrocarbon in air and a hydrocarbon generated from a retaining box
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10167483
|
Filing Dt:
|
06/13/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
|
Title:
|
Communication monitoring system in which monitoring server is connected with network
|
|
