Total properties:
645
Page
1
of
7
Pages:
1 2 3 4 5 6 7
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1987
|
Application #:
|
06673454
|
Filing Dt:
|
11/21/1984
|
Title:
|
OUTPUT CIRCUIT WITH IMPROVED TIMING CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1988
|
Application #:
|
06813604
|
Filing Dt:
|
12/26/1985
|
Title:
|
SEMICONDUCTOR MEMORY HAVING A BYPASSABLE DATA OUTPUT LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1987
|
Application #:
|
06850302
|
Filing Dt:
|
04/10/1986
|
Title:
|
WORD LENGTH SELECTABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1988
|
Application #:
|
06880969
|
Filing Dt:
|
07/01/1986
|
Title:
|
MEMORY CIRCUIT WITH IMPROVED WORD LINE NOISE PREVENTING CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/1988
|
Application #:
|
06883215
|
Filing Dt:
|
07/08/1986
|
Title:
|
SENSE AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/1989
|
Application #:
|
06883226
|
Filing Dt:
|
07/08/1986
|
Title:
|
SEMICONDUCTOR MEMORY CAPABLE OF EXECUTING LOGICAL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1987
|
Application #:
|
06886156
|
Filing Dt:
|
07/16/1986
|
Title:
|
INVERTER FOR USE IN BINARY COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/1989
|
Application #:
|
06917137
|
Filing Dt:
|
10/09/1986
|
Title:
|
DIFFERENTIAL AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1988
|
Application #:
|
06923197
|
Filing Dt:
|
10/27/1986
|
Title:
|
SENSE AMPLIFIER FOR A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1989
|
Application #:
|
07008496
|
Filing Dt:
|
01/29/1987
|
Title:
|
OUTPUT CIRCUIT WITH IMPROVED TIMING CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/1989
|
Application #:
|
07029566
|
Filing Dt:
|
03/24/1987
|
Title:
|
REFRESH ADDRESS COUNTER TEST CONTROL CIRCUIT FOR DYNAMIC RANDOM ACCESS MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/1990
|
Application #:
|
07036399
|
Filing Dt:
|
04/09/1987
|
Title:
|
BOOT-STRAP TYPE SIGNAL GENERATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07069744
|
Filing Dt:
|
07/06/1987
|
Title:
|
DUAL PORT MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07103312
|
Filing Dt:
|
10/01/1987
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED CELL ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/1989
|
Application #:
|
07110825
|
Filing Dt:
|
10/21/1987
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED BIT LINE ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/1989
|
Application #:
|
07127022
|
Filing Dt:
|
11/27/1987
|
Title:
|
DUAL PORT MEMORY DEVICE WITH IMPROVED SERIAL ACCESS SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/1989
|
Application #:
|
07138482
|
Filing Dt:
|
12/28/1987
|
Title:
|
SEMICONDUCTOR MEMORY WITH IMPROVED CELL ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/1989
|
Application #:
|
07149282
|
Filing Dt:
|
01/28/1988
|
Title:
|
RANDOM ACCESS MEMORY DEVICE WITH NIBBLE MODE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1989
|
Application #:
|
07172750
|
Filing Dt:
|
03/28/1988
|
Title:
|
PROHIBITION CIRCUIT UPON POWER-ON EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/1990
|
Application #:
|
07181030
|
Filing Dt:
|
04/13/1988
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING A PLURALITY OF ONE TRANSISTOR TYPE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/1990
|
Application #:
|
07181950
|
Filing Dt:
|
04/15/1988
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING IMPROVED SENSE AMPLIFIER ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1989
|
Application #:
|
07184452
|
Filing Dt:
|
04/21/1988
|
Title:
|
DECODER UNIT WITH CLAMP TRANSISTOR PREVENTING EXCESSIVE VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1990
|
Application #:
|
07190969
|
Filing Dt:
|
05/06/1988
|
Title:
|
SERIAL ACCESS MEMORY CIRCUIT WITH IMPROVED SERIAL ADDRESSING CIRCUIT COMPOSED OF A SHIFT REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/1990
|
Application #:
|
07198351
|
Filing Dt:
|
05/25/1988
|
Title:
|
DIGITAL INPUT/OUT CIRCUIT CAPABLE OF SENDING AND RECEIVING DATA IN DIFFERENT MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1990
|
Application #:
|
07245859
|
Filing Dt:
|
09/19/1988
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING A BUILT-IN POWER VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/1990
|
Application #:
|
07267817
|
Filing Dt:
|
11/07/1988
|
Title:
|
DISENABLING CIRCUIT FOR POWER-ON EVENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/1991
|
Application #:
|
07276582
|
Filing Dt:
|
11/28/1988
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PROTECTIVE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/1990
|
Application #:
|
07277736
|
Filing Dt:
|
11/30/1988
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT WITH SENSING ARRANGEMENT FREE FROM MALFUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/1990
|
Application #:
|
07290007
|
Filing Dt:
|
12/27/1988
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT WITH IMPROVED BIT LINE PRECHARGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1991
|
Application #:
|
07302891
|
Filing Dt:
|
01/30/1989
|
Title:
|
PSEUDO-STATIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07303492
|
Filing Dt:
|
01/27/1989
|
Title:
|
MEMORY CIRCUIT WITH IMPROVED SERIAL ACCESS CIRCUIT ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/1990
|
Application #:
|
07306607
|
Filing Dt:
|
02/06/1989
|
Title:
|
SERIAL ACCESS MEMORY SYSTEM PROVIDED WITH IMPROVED CASCADE BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/1990
|
Application #:
|
07316907
|
Filing Dt:
|
02/28/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED ADDRESS WIRING ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/1991
|
Application #:
|
07329612
|
Filing Dt:
|
03/28/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED INDICATOR OF STATE OF REDUNDANT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07337692
|
Filing Dt:
|
04/13/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING IMPROVED DYNAMIC MEMORY CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/1990
|
Application #:
|
07349093
|
Filing Dt:
|
05/09/1989
|
Title:
|
MOS TYPE SEMICONDUCTOR DEVICE POTENTIAL STABILIZING CIRCUIT WITH SERIES MOS CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1992
|
Application #:
|
07371904
|
Filing Dt:
|
06/27/1989
|
Title:
|
SEMICONDUCTOR MEMORY INCLUDING REDUCED CAPACITIVE COUPLING BETWEEN ADJACENT BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1991
|
Application #:
|
07380176
|
Filing Dt:
|
07/13/1989
|
Title:
|
HIGH-VOLTAGE GENERATING CIRCUIT HAVING IMPROVED VOLTAGE BOOSTING EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1991
|
Application #:
|
07381901
|
Filing Dt:
|
07/19/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH FLASH WRITE MODE OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1991
|
Application #:
|
07382890
|
Filing Dt:
|
07/21/1989
|
Title:
|
SEMICONDUCTOR DEVICE WITH COMPONENT CIRCUITS UNDER SYMMETRIC INFLUENCE OF UNDESIRABLE TURBULENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/1990
|
Application #:
|
07383397
|
Filing Dt:
|
07/21/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING BIT LINES LESS LIABLE TO HAVE INFLUENCES OF THE ADJACENT BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1991
|
Application #:
|
07391891
|
Filing Dt:
|
08/10/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING PLURAL BIASING CIRCUITS FOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/1990
|
Application #:
|
07430691
|
Filing Dt:
|
10/31/1989
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1991
|
Application #:
|
07441522
|
Filing Dt:
|
11/27/1989
|
Title:
|
METHOD OF MANUFACTURINGA SEMICONDUCTOR DEVICE USING A MAIN VERNIER PATTERN FORMED AT A RIGHT ANGLE TO A SUBSIDIARY VERNIER PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1991
|
Application #:
|
07441661
|
Filing Dt:
|
11/27/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUNDANCY RESPONSIBLE TO ADVANCED ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07441662
|
Filing Dt:
|
11/27/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH TANDEM SENSE AMPLIFIER UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/1991
|
Application #:
|
07442760
|
Filing Dt:
|
11/29/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING TRANSFER GATES COUPLED BETWEEN BIT LINE PAIRS AND SENSE AMPLIFIER CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/1990
|
Application #:
|
07457900
|
Filing Dt:
|
12/27/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE PROVIDED WITH AN IMPROVED REDUNDANT DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1992
|
Application #:
|
07467122
|
Filing Dt:
|
01/18/1990
|
Title:
|
A SEMICONDUCTOR DEVICE HAVING A FUNNEL SHAPED INTER-LEVEL CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1992
|
Application #:
|
07485693
|
Filing Dt:
|
02/27/1990
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT MEMORY ENABLING MEMORY WRITE MASKING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1991
|
Application #:
|
07508853
|
Filing Dt:
|
04/12/1990
|
Title:
|
INTEGRATED CIRCUIT HAVING WIRING STRIPS FOR PROPAGATING IN-PHASE SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1991
|
Application #:
|
07520943
|
Filing Dt:
|
05/09/1990
|
Title:
|
INTERNAL SYNCHRONOUS STATIC RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/1991
|
Application #:
|
07540426
|
Filing Dt:
|
06/19/1990
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH AN IMPROVED WRITE CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1991
|
Application #:
|
07543526
|
Filing Dt:
|
06/26/1990
|
Title:
|
SEMICONDUCTOR MEMORY HAVING IMPROVED DATA READOUT SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1992
|
Application #:
|
07550848
|
Filing Dt:
|
07/10/1990
|
Title:
|
PLASTIC PACKAGE SEMICONDUCTOR DEVICE WITH THERMAL STRESS RESISTANT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1992
|
Application #:
|
07554652
|
Filing Dt:
|
07/19/1990
|
Title:
|
SEMICONDUCTOR IC DEVICE CONTAINING A CONDUCTIVE PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1992
|
Application #:
|
07555697
|
Filing Dt:
|
07/23/1990
|
Title:
|
DYNAMIC MEMORY WITH A REFRESH CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1991
|
Application #:
|
07563890
|
Filing Dt:
|
08/08/1990
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE PROVIDED WITH AN IMPROVED SYSTEM FOR DETECTING THE POSITIONS USING A REDUNDANT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1992
|
Application #:
|
07591086
|
Filing Dt:
|
10/01/1990
|
Title:
|
CMOS SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1992
|
Application #:
|
07622067
|
Filing Dt:
|
12/04/1990
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1992
|
Application #:
|
07644865
|
Filing Dt:
|
01/23/1991
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT HAVING AN IMPROVED RESTORING CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1993
|
Application #:
|
07648795
|
Filing Dt:
|
01/31/1991
|
Title:
|
SEMICONDUCTOR MEMORY HAVING BUILT-IN TEST CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1994
|
Application #:
|
07650604
|
Filing Dt:
|
02/05/1991
|
Title:
|
CIRCUIT FOR CONTROLLING AN OUTPUT OF A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1993
|
Application #:
|
07654700
|
Filing Dt:
|
02/13/1991
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE EQUIPPED WITH TWO-WAY POWER VOLTAGE SUPPLYING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/1994
|
Application #:
|
07667984
|
Filing Dt:
|
03/12/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SELECTIVE AND SIMULTANEOUS WRITE FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1993
|
Application #:
|
07673317
|
Filing Dt:
|
03/22/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH READ/WRITE CONTROLLING UNIT FOR CONCURRENTLY WRITING A DATA BIT INTO MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1992
|
Application #:
|
07676509
|
Filing Dt:
|
03/28/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1992
|
Application #:
|
07677197
|
Filing Dt:
|
03/29/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING DIAGNOSTIC UNIT OPERABLE ON PARALLEL DATA BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1992
|
Application #:
|
07678215
|
Filing Dt:
|
04/01/1991
|
Title:
|
BOOSTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1994
|
Application #:
|
07692293
|
Filing Dt:
|
04/26/1991
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING DIGIT LINE BIASING MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/1994
|
Application #:
|
07692832
|
Filing Dt:
|
04/29/1991
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE WITH IMPROVED POWER SUPPLY SYSTEM FOR SPEED-UP OF REWRITING OPERATION ON DATA BITS READ-OUT FROM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1993
|
Application #:
|
07696961
|
Filing Dt:
|
05/08/1991
|
Title:
|
BOOTSTRAP CIRCUIT INCORPORATED IN SEMICONDUCTOR MEMORY DEVICE FOR DRIVING WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1993
|
Application #:
|
07702536
|
Filing Dt:
|
05/20/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A SINGLE DATA BUS LINE CORRESPONDING TO ONE DATA INPUT/OUTPUT TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1992
|
Application #:
|
07706146
|
Filing Dt:
|
05/28/1991
|
Title:
|
DATA OUTPUT CIRCUIT OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1993
|
Application #:
|
07709565
|
Filing Dt:
|
06/03/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH A REDUNDANCY CIRCUIT BYPASSING FAILED MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1992
|
Application #:
|
07709818
|
Filing Dt:
|
06/04/1991
|
Title:
|
MOS FIELD-EFFECT TRANSISTOR WITH SIDEWALL SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
07709946
|
Filing Dt:
|
06/04/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING CLAMPING CIRCUIT FOR SUPPPRESSING POTENTIAL DIFFERENCES BETWEEN PAIRS OF DATA I/O LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/1994
|
Application #:
|
07712751
|
Filing Dt:
|
06/10/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A DRIVER UNIT FOR BOOSTING A WORD LINE TWICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1993
|
Application #:
|
07714429
|
Filing Dt:
|
06/12/1991
|
Title:
|
PROCESS OF MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1993
|
Application #:
|
07716480
|
Filing Dt:
|
06/17/1991
|
Title:
|
SEMICONDUCTOR MEMORY HAVING IMPROVED SENSING ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
07717601
|
Filing Dt:
|
06/19/1991
|
Title:
|
SEMICONDUCTOR MEMORY HAVING STORAGE CAPACITOR CONNECTED TO DIFFUSION REGION THROUGH BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1993
|
Application #:
|
07722847
|
Filing Dt:
|
06/28/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WHEREIN GATE ELECTRODE THICKNESS IS GREATER IN THE MEMORY CELLS THAN IN THE PERIPHERAL CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1993
|
Application #:
|
07725482
|
Filing Dt:
|
07/03/1991
|
Title:
|
REFERENCE VOLTAGE GENERATING CIRCUIT HAVING REDUCED POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1994
|
Application #:
|
07730652
|
Filing Dt:
|
07/16/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A DECODING CIRCUIT FOR REDUCING ELECTRIC FIELD STRESS APPLIED TO MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1994
|
Application #:
|
07731239
|
Filing Dt:
|
07/17/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING COLUMN SELECTION CIRCUIT ACTIVATED SUBSEQUENTLY TO SENSE AMPLIFIER AFTER FIRST OR SECONG PERIOD OF TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1992
|
Application #:
|
07733020
|
Filing Dt:
|
07/19/1991
|
Title:
|
SEMICONDUCTOR DEVICE HAVING IMPROVED ELEMENT ARRANGEMENT STRONG AGAINST EXERNAL SURGE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1992
|
Application #:
|
07735780
|
Filing Dt:
|
07/29/1991
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT HAVING AN IMPROVED RESTORING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1992
|
Application #:
|
07743061
|
Filing Dt:
|
08/09/1991
|
Title:
|
HIGH SPEED OUTPUT BUFFER UNIT THAT PRELIMINARILY SETS THE OUTPUT VOLTAGE LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1993
|
Application #:
|
07752142
|
Filing Dt:
|
08/29/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/1994
|
Application #:
|
07753134
|
Filing Dt:
|
08/30/1991
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A TEMPERATURE DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/1994
|
Application #:
|
07759289
|
Filing Dt:
|
09/13/1991
|
Title:
|
REDUNDANT DECODER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/1994
|
Application #:
|
07759294
|
Filing Dt:
|
09/13/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH STEP-DOWN TRANSISTOR FOR EXTERNAL SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1993
|
Application #:
|
07779078
|
Filing Dt:
|
10/18/1991
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE BY FORMING FIRST AND SECOND OXIDE FILMS BY USE OF NITRIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
07784269
|
Filing Dt:
|
10/29/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1993
|
Application #:
|
07786539
|
Filing Dt:
|
11/01/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SENSE AMPLIFIER UNIT AS WELL AS DATA REGISTER/POINTER SHARED BETWEEN PLURAL MEMORY CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1993
|
Application #:
|
07789885
|
Filing Dt:
|
11/12/1991
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH TRANSFER GATES ARRANGED TO SUBDIVIDE BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1993
|
Application #:
|
07789897
|
Filing Dt:
|
11/12/1991
|
Title:
|
RANDOM ACCESS MEMORY DEVICE HAVING TRANSFER GATE UNIT FOR BLOCKING FLASH WRITE DATA BUFFER UNIT FROM PARASITIC CAPACITANCE COUPLED WITH BIT LINE PAIRS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/1994
|
Application #:
|
07791345
|
Filing Dt:
|
11/14/1991
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE HAVING A TRENCHED CELL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1992
|
Application #:
|
07816841
|
Filing Dt:
|
12/31/1991
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/1994
|
Application #:
|
07823469
|
Filing Dt:
|
01/22/1992
|
Title:
|
RESIN SEALED SEMICONDUCTOR INTEGRATED CIRCUIT
|
|