Total properties:
645
Page
7
of
7
Pages:
1 2 3 4 5 6 7
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09551401
|
Filing Dt:
|
04/17/2000
|
Title:
|
SEMICONDUCTOR DEVICES INCLUDING A SWITCH MOUNTED THEREON AND A MODULE LOADED WITH THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09568348
|
Filing Dt:
|
05/10/2000
|
Title:
|
CLOCK SYNCHRONIZATION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09568589
|
Filing Dt:
|
05/11/2000
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A CAPACITANCE ADJUSTMENT SECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09568747
|
Filing Dt:
|
05/11/2000
|
Title:
|
Semiconductor memory device in which use of cache can be selected
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09570377
|
Filing Dt:
|
05/12/2000
|
Title:
|
Semiconductor device, testing device thereof and testing method thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09572661
|
Filing Dt:
|
05/16/2000
|
Title:
|
Memory module using a vacant pin terminal for balancing parasitic capacitive loads
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09578500
|
Filing Dt:
|
05/26/2000
|
Title:
|
Semiconductor device with constant current source circuit not influenced by noise
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09590239
|
Filing Dt:
|
06/08/2000
|
Title:
|
Semiconductor storage device
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09593210
|
Filing Dt:
|
06/14/2000
|
Title:
|
Semiconductor memory having a redundancy judgment circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09603508
|
Filing Dt:
|
06/26/2000
|
Title:
|
Synchronous type semiconductor memory system with less power consumption
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
09615705
|
Filing Dt:
|
07/13/2000
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09617554
|
Filing Dt:
|
07/17/2000
|
Title:
|
Input initial stage circuit for semiconductor memory
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09619644
|
Filing Dt:
|
07/19/2000
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09621705
|
Filing Dt:
|
07/24/2000
|
Title:
|
Semiconductor memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09630406
|
Filing Dt:
|
08/01/2000
|
Title:
|
Cycle selection circuit and semiconductor memory storage using the same
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09645074
|
Filing Dt:
|
08/23/2000
|
Title:
|
Method of manufacturing a semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09671415
|
Filing Dt:
|
09/27/2000
|
Title:
|
Semiconductor chip having a low-noise ground line
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09688797
|
Filing Dt:
|
10/17/2000
|
Title:
|
Semiconductor memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09698807
|
Filing Dt:
|
10/27/2000
|
Title:
|
METHOD OF MANUFACTURE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09708656
|
Filing Dt:
|
11/09/2000
|
Title:
|
DRAM HAVING A REDUCED CHIP SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09724195
|
Filing Dt:
|
11/28/2000
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09725679
|
Filing Dt:
|
11/30/2000
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
Title:
|
Semiconductor device manufacturing method and semiconductor wafer
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09729541
|
Filing Dt:
|
12/04/2000
|
Publication #:
|
|
Pub Dt:
|
06/21/2001
| | | | |
Title:
|
Semiconductor memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09732443
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
06/14/2001
| | | | |
Title:
|
LOGICAL CIRCUIT FOR SERIALIZING AND OUTPUTTING A PLURALITY OF SIGNAL BITS SIMULATNEOUSLY READ FROM A MEMORY CELL ARRAY OR THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09738190
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
06/21/2001
| | | | |
Title:
|
SYNCHRONOUS DOUBLE DATA RATE DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09741419
|
Filing Dt:
|
12/21/2000
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
Virtual channel synchronous dynamic random access memory
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09742351
|
Filing Dt:
|
12/22/2000
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH A TRIPLE WELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09755862
|
Filing Dt:
|
01/05/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
SEMICONDUCTOR CAPACITOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09764481
|
Filing Dt:
|
01/17/2001
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09781054
|
Filing Dt:
|
02/08/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY HAVING PARALLEL TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09800025
|
Filing Dt:
|
03/06/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
DELAY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09813684
|
Filing Dt:
|
03/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09814871
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
Semiconductor device manufacturing system and method of manufacturing semiconductor devices
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09815550
|
Filing Dt:
|
03/22/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SOCKET USED FOR SEMICONDUCTOR DEVICE AND TESTING SYSTEM CONNECTED TO SOCKET THROUGH DUAL-TRANSMISSION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09817662
|
Filing Dt:
|
03/26/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09819352
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY AND METHOD OF SAVING ENERGY OF THE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09834402
|
Filing Dt:
|
04/13/2001
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
Memory device with booting circuit capable of pre-booting before wordline selection
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09839504
|
Filing Dt:
|
04/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A TEST MODE DECISION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09846252
|
Filing Dt:
|
05/02/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09863322
|
Filing Dt:
|
05/24/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY THAT ENABLES HIGH SPEED OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09864243
|
Filing Dt:
|
05/25/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09911120
|
Filing Dt:
|
07/23/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR ACCESSING MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09939605
|
Filing Dt:
|
08/28/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
SIDE WALL CONTACT STRUCTURE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09984843
|
Filing Dt:
|
10/31/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EQUIPPED WITH POWER MAKE-UP CIRCUIT USED IN BURN-IN TEST
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10212786
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
Burn-in apparatus and semiconductor wafer
|
|