Total properties:
982
Page
3
of
10
Pages:
1 2 3 4 5 6 7 8 9 10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09190438
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09190445
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
GENERATION OF NEGATIVE VOLTAGE USING REFERENCE VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09190448
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A REVERSE CONDUCTIVE TYPE DIFFUSION LAYER IN AN EXTENDED DRAIN DIFFUSION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09190620
|
Filing Dt:
|
11/12/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING AN ECC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09190825
|
Filing Dt:
|
11/12/1998
|
|
Title:
|
METHOD OF MAKING A SILICON SUBSTRATE WITH CONTROLLED IMPURITY CONCENTRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09191389
|
Filing Dt:
|
11/12/1998
|
|
Title:
|
DIELECTRIC SEPARATE TYPE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09192920
|
Filing Dt:
|
11/16/1998
|
|
Title:
|
SYNCHRONOUS CIRCUIT HAVING CIRCUIT FOR DETECTING PHASE ERROR AT CENTER OF REFERENCE SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09193847
|
Filing Dt:
|
11/18/1998
|
|
Title:
|
MICROCOUMPUTER HAVING A BUILT-IN A/D CONVERTER WITH A RESISTOR BETWEEN AN EXTERNAL TERMINAL AND AN I/O CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09195548
|
Filing Dt:
|
11/19/1998
|
|
Title:
|
ERROR PROPAGATION PATH EXTRACTION SYSTEM, ERROR PROPAGATION PATH EXTRACTION METHOD, AND RECORDING MEDIUM RECORDING ERROR PROPAGATION PATH EXTRACTION CONTROL PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09196417
|
Filing Dt:
|
11/19/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09196558
|
Filing Dt:
|
11/20/1998
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
HIGH DENSITY PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09197682
|
Filing Dt:
|
11/23/1998
|
|
Title:
|
OHMIC CONTACT PLUG HAVING AN IMPROVED CRACK FREE TIN BARRIER METAL IN A CONTACT HOLE AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09198763
|
Filing Dt:
|
11/24/1998
|
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR DEVICE USING SELECTIVE EPITAXIAL GROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09199228
|
Filing Dt:
|
11/24/1998
|
|
Title:
|
FLEXIBLE PRINTED CIRCUIT BOARD UNIT HAVING ELECTRONIC PARTS MOUNTED THEREON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09199459
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09199460
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
SEMICONDUCTOR CLEANING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09200061
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
SEMICONDUCTOR PROCESS DEVICE SIMULATION METHOD AND STORAGE MEDIUM STORING SIMULATION PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09200749
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
COMPUTER SIMULATION METHOD OF SILICON OXIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09201137
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
METHOD FOR CLEANING A SUBSTRATE AND CLEANING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09201164
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
DISPLAY CONTROL CIRCUIT SUITABLE FOR MULTI-SCREEN DISPLAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09201822
|
Filing Dt:
|
12/01/1998
|
|
Title:
|
MEASURING METHOD OF LIQUID CRYSTAL PRETILT ANGLE AND MEASURING EQUIPMENT OF LIQUID CRYSTAL PRETILT ANGLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09201824
|
Filing Dt:
|
12/01/1998
|
|
Title:
|
MEASURING METHOD OF LIQUID CRYSTAL PRETILT ANGLE AND MEASURING EQUIPMENT OF LIQUID CRYSTAL PRETILT ANGLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09201878
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
ERROR DETECTING METHOD AND DEVICE AND SIGNAL DEMODULATING METHOD AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09203385
|
Filing Dt:
|
12/02/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SELECTIVELY-GROWN CONTACT PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09203739
|
Filing Dt:
|
12/02/1998
|
|
Title:
|
VOLTAGE CONTROLLED OSCILLATION CIRCUIT WITH PLURAL VOLTAGE CONTROLLED CURRENT GENERATING CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09203820
|
Filing Dt:
|
12/02/1998
|
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR DEVICE USING ION IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09209697
|
Filing Dt:
|
12/11/1998
|
|
Title:
|
ATM CELL TRANSMISSION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09210729
|
Filing Dt:
|
12/15/1998
|
|
Title:
|
ACTIVE FILTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09210897
|
Filing Dt:
|
12/16/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EFFECTIVELY DECREASED IN SURFACE STATE REGARDLESS OF NON-PERMEABLE LAYER FOR CHEMICAL SPECIES AGAINST SURFACE STATE AND PROCESS FOR FABRICATING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09211589
|
Filing Dt:
|
12/14/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09218443
|
Filing Dt:
|
12/22/1998
|
|
Title:
|
DUAL BUS PROCESSING APPARATUS WHEREIN SECOND CONTROL MEANS REQUEST ACCESS OF FIRST DATA BUS FROM FIRST CONTROL MEANS WHILE OCCUPYING SECOND DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09218501
|
Filing Dt:
|
12/22/1998
|
|
Title:
|
MAGNETIC SHIELD APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09224795
|
Filing Dt:
|
01/04/1999
|
|
Title:
|
LOW-POWER-CONSUMPTION LIQUID CRYSTAL DISPLAY DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09225464
|
Filing Dt:
|
01/06/1999
|
|
Title:
|
HIGH SPEED SEMICONDUCTOR MEMORY DEVICE CAPABLE OF CHANGING DATA SEQUENCE FOR BURST TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09226110
|
Filing Dt:
|
01/07/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING OPTIMIZED TWO-DIMENSIONAL ARRAY OF DOUBLE DIFFUSED MOS FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09228906
|
Filing Dt:
|
01/11/1999
|
|
Title:
|
CONFINEMENT DEVICE FOR USE IN DRY ETCHING OF SUBSTRATE SURFACE AND METHOD OF DRY ETCHING A WAFER SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09229018
|
Filing Dt:
|
01/12/1999
|
|
Title:
|
ACTIVATION SPEED OF SIGNAL WIRING LINE IN SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09229033
|
Filing Dt:
|
01/12/1999
|
|
Title:
|
COMPILER CAPABLE OF REDUCING INTERRUPT HANDLING IN OPTIMIZATION AND ITS OPTIMIZATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09229035
|
Filing Dt:
|
01/12/1999
|
|
Title:
|
DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09229166
|
Filing Dt:
|
01/13/1999
|
|
Title:
|
MATCHED FILTER SIMULTANEOUSLY OPERATING FOR TWO DIFFERENT TYPE CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09229213
|
Filing Dt:
|
01/13/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH LOW PERMITTIVITY INTERLAYER INSULATING FILM AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09229446
|
Filing Dt:
|
01/13/1999
|
|
Title:
|
SEMICONDUCTOR WAFER ACCOMMODATING JIG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09229742
|
Filing Dt:
|
01/14/1999
|
|
Title:
|
DIGITAL PHASE LOCKED LOOP CAPABLE OF SUPPRESSING JITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09233089
|
Filing Dt:
|
01/19/1999
|
|
Title:
|
METHOD FOR ETCHING SILICON LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09234469
|
Filing Dt:
|
01/21/1999
|
|
Title:
|
DESIGN METHOD OF ROUTING SIGNAL LINES BETWEEN CIRCUIT BLOCKS FOR EQUALIZING CHARACTERISTICS OF CIRCUIT BLOCKS AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE DESIGNED THERETHROUGH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09236331
|
Filing Dt:
|
01/25/1999
|
|
Title:
|
REFERENCE VOLTAGE GENERATING CIRCUIT WITH MOS TRANSISTORS HAVING A FLOATING GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09236639
|
Filing Dt:
|
01/26/1999
|
|
Title:
|
PROGRAM COMPILE SYSTEM AND ITS COMPILE METHOD FOR EFFICIENTLY COMPILING A SOURCE PROGRAM INCLUDING AN INDIRECT CALL FOR A PROCEDURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09236903
|
Filing Dt:
|
01/26/1999
|
|
Title:
|
METHOD OF GENERATING TEST PATTERNS FOR A LOGIC CIRCUIT, A SYSTEM PERFORMING THE METHOD, AND A COMPUTER READABLE MEDIUM INSTRUCTING THE SYSTEM TO PERFORM THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09237256
|
Filing Dt:
|
01/26/1999
|
|
Title:
|
SYSTEM FOR SYNTHESIZING A CIRCUIT BY RE-WRITING SIGNED VARIABLES INTO UNSIGNED VARIABLES AND SHARING RESOURCES FOR IDENTICAL OPERATIONS HAVING DIFFERENT TIMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09237259
|
Filing Dt:
|
01/26/1999
|
|
Title:
|
LANGUAGE PROCESSING SYSTEM AND LANGUAGE PROCESSING METHOD ENABLING REDUCTION OF MEMORY REGION AND OVERHEAD IN PROFILE INFORMATION COLLECTION OF COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09238102
|
Filing Dt:
|
01/27/1999
|
|
Title:
|
SOURCE CONVERTER PROCESSING METHOD AND MACHINE-READABLE MEDIA STORING IT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09238409
|
Filing Dt:
|
01/28/1999
|
|
Title:
|
METHOD AND SYSTEM FOR CONTROLLING ROBOT ARMS OF AUTOMATIC GUIDED VEHICLES ON SEMICONDUCTOR WAFER PRODUCTION LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09238504
|
Filing Dt:
|
01/27/1999
|
|
Title:
|
INFRARED SIGNAL RECEIVER WITH ATTENUATING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09239678
|
Filing Dt:
|
01/29/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09239679
|
Filing Dt:
|
01/29/1999
|
|
Title:
|
METHOD OF PROTECTING AN ALIGNMENT MARK WHEN MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09239851
|
Filing Dt:
|
01/29/1999
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
METHOD FOR FORMING A CVD SILICON FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09241068
|
Filing Dt:
|
02/01/1999
|
|
Title:
|
ATOMIC COORDINATES GENERATING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09241599
|
Filing Dt:
|
02/02/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SILICIDE LAYER WITH SILICONRICH REGION AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09243300
|
Filing Dt:
|
02/02/1999
|
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR DEVICE WITH HSG CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09243853
|
Filing Dt:
|
02/03/1999
|
|
Title:
|
METHOD OF ANALYZING SUBSTANCES EXISTING IN GAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09244417
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING PULL-DOWN FUNCTION FOR NON-SELECTED BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09245763
|
Filing Dt:
|
02/08/1999
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING REDUCED CONNECTION FAILURE BETWEEN WIRING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09246799
|
Filing Dt:
|
02/09/1999
|
|
Title:
|
MOS SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09247354
|
Filing Dt:
|
02/10/1999
|
|
Title:
|
DIGITAL PLL CIRCUIT AND CLOCK GENERATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09247924
|
Filing Dt:
|
02/11/1999
|
|
Title:
|
PRODUCT SUPPLY UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09249016
|
Filing Dt:
|
02/12/1999
|
|
Title:
|
HSG LOWER ELECTRODE STRUCTURE, CAPACITOR USING THE SAME, AND THE FORMATION OF THE CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09249103
|
Filing Dt:
|
02/12/1999
|
|
Title:
|
DEVICE WITH A CLOCK OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09249693
|
Filing Dt:
|
02/12/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
|
Title:
|
APPARATUS FOR TESTING A SEMICONDUCTOR AND PROCESS FOR THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09249705
|
Filing Dt:
|
02/12/1999
|
|
Title:
|
PROGRAM TRANSFORMATION METHOD AND PROGRAM TRANSFORMATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09249855
|
Filing Dt:
|
02/16/1999
|
|
Title:
|
PRODUCTION MANAGEMENT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09250260
|
Filing Dt:
|
02/16/1999
|
|
Title:
|
TESTING IC SOCKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09251438
|
Filing Dt:
|
02/17/1999
|
|
Title:
|
SEMICONDUCTOR WAFER POLISHING DEVICE FOR REMOVING A SURFACE UNEVENNESS OF A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09252659
|
Filing Dt:
|
02/19/1999
|
|
Title:
|
POLISHING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09252885
|
Filing Dt:
|
02/18/1999
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09252886
|
Filing Dt:
|
02/18/1999
|
|
Title:
|
SEMICONDUCTOR PHOTO -DETECTOR WITH SQUARE-SHAPED OPTICAL WAVE-GUIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09252891
|
Filing Dt:
|
02/19/1999
|
|
Title:
|
ESTIMATION SYSTEM OF LSI POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09255562
|
Filing Dt:
|
02/22/1999
|
|
Title:
|
METHOD OF ELECTROPLATING COPPER INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09255695
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
HIGH YIELD SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09256590
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
DIGITAL-TO ANALOG CONVERTER ACCURATELY TESTABLE WITHOUT COMPLICATED CIRCUIT CONFIGURATION, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE USING THE SAME AND TESTING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09256711
|
Filing Dt:
|
02/24/1999
|
|
Title:
|
METHOD OF CONTROLLING A CLOCK SIGNAL AND CIRCUIT FOR CONTROLLING A CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09258629
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
IMRROVED CHEMICAL MECHANICAL POLISHING METHOD FOR HIGHLY ACCURATE IN PLANE UNIFORMITY IN POLISHING RATE OVER POSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09260070
|
Filing Dt:
|
03/02/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED BI-MOS CIRCUIT HAVING ISOLATING REGIONS DIFFERENT IN THICKNESS BETWEEN BIPOLAR AREA AND MOS AREA AND PROCESS OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09260349
|
Filing Dt:
|
03/02/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH SILICIDE LAYERS AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09261223
|
Filing Dt:
|
03/03/1999
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING SHALLOW JUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09262070
|
Filing Dt:
|
03/04/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CAPACITIVE ELEMENT STRUCTURE AND MULTILEVEL INTERCONNECTION STRUCTURE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09262708
|
Filing Dt:
|
03/04/1999
|
|
Title:
|
ARRANGING/WIRING METHOD OF SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE ARRANGING/WIRING APPARATUS CAPABLE OF PREVENTING ERRONEOUS OPERATION OF ACTUAL DEVICE, WHILE REDUCING CHIP SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09262866
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
SAMPLE TABLE FOR PATTERN EXPOSURE MACHINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09263209
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
MULTI-VALUE TYPE SEMICONDUCTOR MEMORY DEVICE AND ITS DEFECT REMOVAL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09264567
|
Filing Dt:
|
03/08/1999
|
|
Title:
|
MANUFACTURING PROCESS FOR A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09265467
|
Filing Dt:
|
03/10/1999
|
|
Title:
|
FABRICATION METHOD FOR SEMICONDUCTOR DEVICE UTILIZING PARALLEL ALIGNMENT SLITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09267196
|
Filing Dt:
|
03/12/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF TRIMMING MINIMUM DELAY TIME AND MAXIMUM DELAY TIME OF AN OUTPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09267295
|
Filing Dt:
|
03/15/1999
|
|
Title:
|
PULSE GENERATOR WITH IMPROVED HIGH SPEED PERFORMANCE FOR GENERATING A CONSTANT PULSE WIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09267581
|
Filing Dt:
|
03/12/1999
|
|
Title:
|
TEST CIRCUIT AND METHOD FOR SYSTEM LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09268507
|
Filing Dt:
|
03/11/1999
|
|
Title:
|
METHOD FOR MAKING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09270750
|
Filing Dt:
|
03/17/1999
|
|
Title:
|
A SEMICONDUCTOR INTEGRATED CIRCUIT FOR PERFORMING DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09270855
|
Filing Dt:
|
03/17/1999
|
|
Title:
|
PROCESS FOR FORMING FINE WIRING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09271264
|
Filing Dt:
|
03/17/1999
|
|
Title:
|
SOLID STATE IMAGING DEVICE HAVING OVERFLOW DRAIN REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09271331
|
Filing Dt:
|
03/18/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE, AND METHOD OF CHECKING THE SEMICONDUCTOR DEVICE AND METHOD OF USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09271364
|
Filing Dt:
|
03/18/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT SUPERVISING AN ILLICIT ADDRESS OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09272576
|
Filing Dt:
|
03/19/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
PHOTOMASK AND METHOD OF MANUFACTURING SAME
|
|
