Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013824/0055 | |
| Pages: | 11 |
| | Recorded: | 07/23/2003 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10463643
|
Filing Dt:
|
06/17/2003
|
|
Title:
|
METHOD OF FABRICATING A PLANAR STRUCTURE CHARGE TRAPPING MEMORY CELL ARRAY WITH RECTANGULAR GATES AND REDUCED BIT LINE RESISTANCE
|
|
|
Assignee
|
|
|
|
|
| ONE AMD PLACE |
| P.O. BOX 3453 |
| SUNNYVALE, CALIFORNIA 94088-3453 |
|
|
Correspondence name and address
|
| |
RENNER OTTO BOISSELLE, ET AL.
|
| |
MARK D. SARALINO
|
| |
1621 EUCLID AVENUE
|
| |
19TH FLOOR
|
| |
CLEVELAND, OH 44115
|
Search Results as of:
05/06/2024 07:31 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
