Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 014005/0001 | |
| Pages: | 4 |
| | Recorded: | 04/23/2003 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10421059
|
Filing Dt:
|
04/23/2003
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
Method for backside die thinning and polishing of packaged integrated circuits
|
|
Assignee
|
|
|
LEGAL DEPARTMENT |
150 BAYTECH DRIVE |
SAN JOSE, CALIFORNIA 95134 |
|
Correspondence name and address
|
|
NPTEST, LLC
|
|
DEBORAH WENOCUR
|
|
C/O LASAGNE EDWARDS, LEGAL DEPARTMENT
|
|
150 BAYTECH DR.
|
|
SAN JOSE, CA 95134
|
Search Results as of:
05/08/2024 05:52 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|