Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 014253/0557 | |
| Pages: | 4 |
| | Recorded: | 01/13/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
09569220
|
Filing Dt:
|
05/11/2000
|
|
Title:
|
METAL CHEMICAL POLISHING PROCESS FOR MINIMIZING DISHING DURING SEMICONDUCTOR WAFER FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10370053
|
Filing Dt:
|
02/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
|
Title:
|
CLOCK GATING APPROACH TO ACCOMMODATE INFREQUENT ADDITIONAL PROCESSING LATENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10386880
|
Filing Dt:
|
03/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
|
Title:
|
METHOD TO FILL DEEP TRENCH STRUCTURES WITH VOID-FREE POLYSILICON OR SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10387435
|
Filing Dt:
|
03/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
|
Title:
|
SELF TRIMMING VOLTAGE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10444918
|
Filing Dt:
|
05/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
|
Title:
|
CONFIGURABLE REAL-TIME TRACE PORT FOR EMBEDDED PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10445550
|
Filing Dt:
|
05/27/2003
|
|
Title:
|
CIRCUIT CONFIGURATION FOR A CURRENT SWITCH OF A BIT/WORD LINE OF A MRAM DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10447065
|
Filing Dt:
|
05/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
|
Title:
|
VERTICAL 8F2 CELL DRAM WITH ACTIVE AREA SELF-ALIGNED TO BIT LINE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10464193
|
Filing Dt:
|
06/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
Reduction of resist defects
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10464382
|
Filing Dt:
|
06/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
ELECTRO-STATIC DISCHARGE PROTECTION CIRCUIT AND METHOD FOR MAKING THE SAME
|
|
|
Assignee
|
|
|
|
|
| ST. MARTIN-STR. 53 |
| 81669 MUNICH, GERMANY |
|
|
Correspondence name and address
|
| |
INFINEON TECHNOLOGIES NORTH AMERICA CORP
|
| |
C/O SIEMENS CORP.
|
| |
ERIK O. BERGER
|
| |
I. P. DEPARTMENT - 170 WOOD AVE. SOUTH
|
| |
ISELIN, NJ 08830
|
Search Results as of:
05/12/2024 07:36 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
