skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:014716/0264   Pages: 6
Recorded: 06/10/2004
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 12
1
Patent #:
Issue Dt:
11/06/2007
Application #:
10356205
Filing Dt:
01/31/2003
Publication #:
Pub Dt:
08/05/2004
Title:
MEMORY-EFFICIENT CONVERSION BETWEEN DIFFERING DATA TRANSPORT FORMATS OF SONET OVERHEAD DATA
2
Patent #:
Issue Dt:
02/14/2006
Application #:
10373265
Filing Dt:
02/21/2003
Publication #:
Pub Dt:
09/09/2004
Title:
SIMPLIFYING VERIFICATION OF AN SFI CONVERTER BY DATA FORMAT ADJUSTMENT
3
Patent #:
NONE
Issue Dt:
Application #:
10619884
Filing Dt:
07/15/2003
Publication #:
Pub Dt:
01/20/2005
Title:
Method to improve bitline contact formation using a line mask
4
Patent #:
Issue Dt:
01/18/2011
Application #:
10662583
Filing Dt:
09/15/2003
Publication #:
Pub Dt:
03/31/2005
Title:
GENERATING AN ENCAPSULATING HEADER BASED ON ENCAPSULATED INFORMATION PROVIDED AT PROTOCOL-DEPENDENT LOCATIONS
5
Patent #:
Issue Dt:
01/03/2006
Application #:
10679160
Filing Dt:
10/03/2003
Publication #:
Pub Dt:
04/07/2005
Title:
MRAM ARRAY HAVING A SEGMENTED BIT LINE
6
Patent #:
NONE
Issue Dt:
Application #:
10679634
Filing Dt:
10/06/2003
Publication #:
Pub Dt:
04/07/2005
Title:
RANDOM ACCESS MEMORY WITH DATA STROBE LOCKING CIRCUIT
7
Patent #:
Issue Dt:
05/02/2006
Application #:
10681647
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
04/14/2005
Title:
VOLTAGE TRIMMING CIRCUIT
8
Patent #:
Issue Dt:
03/08/2005
Application #:
10682462
Filing Dt:
10/09/2003
Title:
VIA DENSITY RULES
9
Patent #:
Issue Dt:
08/23/2005
Application #:
10683768
Filing Dt:
10/10/2003
Publication #:
Pub Dt:
04/14/2005
Title:
METHOD AND CIRCUIT CONFIGURATION FOR DIGITIZING A SIGNAL IN AN INPUT BUFFER OF A DRAM DEVICE
10
Patent #:
Issue Dt:
10/24/2006
Application #:
10689233
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
04/21/2005
Title:
INCLUSION OF LOW-K DIELECTRIC MATERIAL BETWEEN BIT LINES
11
Patent #:
Issue Dt:
08/01/2006
Application #:
10689241
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
04/21/2005
Title:
OPTICAL MEASUREMENT OF DEVICE FEATURES USING LENSLET ARRAY ILLUMINATION
12
Patent #:
NONE
Issue Dt:
Application #:
10690358
Filing Dt:
10/21/2003
Publication #:
Pub Dt:
04/21/2005
Title:
Random access memory having self-adjusting off-chip driver
Assignor
1
Exec Dt:
06/09/2004
Assignee
1
ST.-MARTIN-STR. 53
MUNICH, GERMANY 81669
Correspondence name and address
HEATHER ROWLAND
3000 CENTREGREEN WAY
CARY, NC 27513

Search Results as of: 05/09/2024 10:53 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT