skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:014716/0270   Pages: 6
Recorded: 06/10/2004
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 10
1
Patent #:
Issue Dt:
08/10/2004
Application #:
10253909
Filing Dt:
09/25/2002
Publication #:
Pub Dt:
03/25/2004
Title:
MODULATION CODING BASED ON AN ECC INTERLEAVE STRUCTURE
2
Patent #:
Issue Dt:
09/11/2012
Application #:
10453226
Filing Dt:
06/02/2003
Publication #:
Pub Dt:
12/02/2004
Title:
MULTITHREADED PROCESSOR WITH MULTIPLE CACHES
3
Patent #:
Issue Dt:
06/21/2005
Application #:
10672118
Filing Dt:
09/26/2003
Publication #:
Pub Dt:
03/31/2005
Title:
RANDOM ACCESS MEMORY HAVING DRIVER FOR REDUCED LEAKAGE CURRENT
4
Patent #:
Issue Dt:
01/10/2006
Application #:
10672120
Filing Dt:
09/26/2003
Publication #:
Pub Dt:
04/14/2005
Title:
MEMORY DEVICE HAVING MULTIPLE ARRAY STRUCTURE FOR INCREASED BANDWIDTH
5
Patent #:
Issue Dt:
12/05/2006
Application #:
10673626
Filing Dt:
09/29/2003
Publication #:
Pub Dt:
03/31/2005
Title:
MEMORY DEVICE WITH A FLEXIBLE REDUCED DENSITY OPTION
6
Patent #:
Issue Dt:
04/18/2006
Application #:
10674177
Filing Dt:
09/29/2003
Publication #:
Pub Dt:
03/31/2005
Title:
RANDOM ACCESS MEMORY WITH POST-AMBLE DATA STROBE SIGNAL NOISE REJECTION
7
Patent #:
Issue Dt:
12/13/2005
Application #:
10674386
Filing Dt:
10/01/2003
Publication #:
Pub Dt:
04/07/2005
Title:
SYSTEM AND METHOD FOR AUTOMATICALLY-DETECTING SOFT ERRORS IN LATCHES OF AN INTEGRATED CIRCUIT
8
Patent #:
Issue Dt:
02/07/2006
Application #:
10675549
Filing Dt:
09/30/2003
Publication #:
Pub Dt:
03/31/2005
Title:
ECHO CLOCK ON MEMORY SYSTEM HAVING WAIT INFORMATION
9
Patent #:
Issue Dt:
01/24/2006
Application #:
10678837
Filing Dt:
10/03/2003
Publication #:
Pub Dt:
04/07/2005
Title:
LDMOS TRANSISTOR
10
Patent #:
Issue Dt:
01/06/2009
Application #:
10690538
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
04/28/2005
Title:
METHOD FOR FAST AND LOCAL ANNEAL OF ANTI-FERROMAGNETIC (AF) EXCHANGE-BIASED MAGNETIC STACKS
Assignor
1
Exec Dt:
06/09/2004
Assignee
1
ST.-MARTIN-STR. 53
MUNICH, GERMANY 81669
Correspondence name and address
HEATHER ROWLAND
3000 CENTREGREEN WAY
CARY, NC 27513

Search Results as of: 05/10/2024 03:44 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT