Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 014716/0382 | |
| Pages: | 5 |
| | Recorded: | 06/10/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
10439874
|
Filing Dt:
|
05/16/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS OF STRESS RELIEF IN SEMICONDUCTOR STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10604731
|
Filing Dt:
|
08/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
|
Title:
|
SELF-ALIGNED DRAIN/CHANNEL JUNCTION IN VERTICAL PASS TRANSISTOR DRAM CELL DESIGN FOR DEVICE SCALING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10605087
|
Filing Dt:
|
09/08/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
BULK CONTACT MASK PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10605438
|
Filing Dt:
|
09/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
|
Title:
|
TOP OXIDE NITRIDE LINER INTEGRATION SCHEME FOR VERTICAL DRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10605604
|
Filing Dt:
|
10/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
METHOD FOR IMPROVED ALIGNMENT OF MAGNETIC TUNNEL JUNCTION ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10654342
|
Filing Dt:
|
09/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
SIMULATED MODULE LOAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10657362
|
Filing Dt:
|
09/08/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
FUSE LATCH CIRCUIT WITH NON-DISRUPTIVE RE-INTERROGATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10663151
|
Filing Dt:
|
09/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
|
Title:
|
SELF-REFRESH SYSTEM AND METHOD FOR DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10674304
|
Filing Dt:
|
09/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
BACKSIDE OF CHIP IMPLEMENTATION OF REDUNDANCY FUSES AND CONTACT PADS
|
|
|
Assignee
|
|
|
|
|
| ST.-MARTIN-STR. 53 |
| MUNICH, GERMANY 81669 |
|
|
Correspondence name and address
|
| |
HEATHER ROWLAND
|
| |
3000 CENTREGREEN WAY
|
| |
CARY, NC 27513
|
Search Results as of:
05/10/2024 02:15 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
