Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 014868/0311 | |
| Pages: | 3 |
| | Recorded: | 01/07/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10647063
|
Filing Dt:
|
08/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT CAPABLE OF SELECTING LINES OF DATA BUS TO WHICH DATA IS INPUT WHEN THE NUMBER OF BITS OF INPUT DATA IS DIFFERENT FROM THE NUMBER OF BITS OF THE DATA BUS
|
|
|
Assignee
|
|
|
|
|
| 4-1, NISHI-SHINJUKU 2-CHOME SHINJUKU-KU |
| TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
HARNESS, DICKEY & PIERCE, P.L.C.
|
| |
G. GREGORY SCHIVLEY
|
| |
P.O. BOX 828
|
| |
BLOOMFIELD HILLS, MI 48303
|
Search Results as of:
05/03/2024 04:34 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
