Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 014897/0007 | |
| Pages: | 6 |
| | Recorded: | 01/12/2004 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10755763
|
Filing Dt:
|
01/12/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
Method of fabricating an integrated circuit channel region
|
|
Assignee
|
|
|
ONE AMD PLACE |
P.O. BOX 3453 |
SUNNYVALE, CALIFORNIA 94088-3453 |
|
Correspondence name and address
|
|
FOLEY & LARDNER
|
|
MARCUS W. SPROW
|
|
777 EAST WISCONSIN AVENUE
|
|
SUITE 3800
|
|
MILWAUKEE, WI 53202-5306
|
Search Results as of:
05/15/2024 03:20 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|