Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 014902/0632 | |
| Pages: | 3 |
| | Recorded: | 07/26/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10822529
|
Filing Dt:
|
04/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR TESTING DRAM MEMORY CHIPS IN MULTICHIP MEMORY MODULES
|
|
|
Assignee
|
|
|
|
|
| ST.-MARTIN-STR. 53 |
| 81669 MUNICH, GERMANY |
|
|
Correspondence name and address
|
| |
MOSER, PATTERSON & SHERIDAN, L.L.P.
|
| |
GERO G. MCCLELLAN
|
| |
3040 POST OAK BLVD., STE. 1500
|
| |
HOUSTON, TX 77056
|
Search Results as of:
05/10/2024 05:44 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
