Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015042/0264 | |
| Pages: | 3 |
| | Recorded: | 07/26/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
10777025
|
Filing Dt:
|
02/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
|
Title:
|
MEMORY BUILT-IN SELF REPAIR (MBISR) CIRCUITS/DEVICES AND METHOD FOR REPAIRING A MEMORY COMPRISING A MEMORY BUILT-IN SELF REPAIR (MBISR) STRUCTURE
|
|
|
Assignee
|
|
|
|
|
| ST.-MARTIN-STR. 53 |
| 81669 MUNICH,, GERMANY |
|
|
Correspondence name and address
|
| |
MOSER, PATTERSON & SHERIDAN, L.L.P.
|
| |
GERO G. MCCLELLAN
|
| |
3040 POST OAK BLVD., SUITE 1500
|
| |
HOUSTON, TEXAS 77056
|
Search Results as of:
05/10/2024 03:06 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
