Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015128/0307 | |
| Pages: | 3 |
| | Recorded: | 03/22/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10806301
|
Filing Dt:
|
03/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
|
Title:
|
METHOD OF FABRICATING MOS TRANSISTOR USING TOTAL GATE SILICIDATION PROCESS
|
|
|
Assignee
|
|
|
|
|
| 416, MAETAN-DON, YEONGTONG-GU |
| SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
Correspondence name and address
|
| |
MILLS & ONELLO LLP
|
| |
STEVEN M. MILLS
|
| |
ELEVEN BEACON STREET, SIUTE 605
|
| |
BOSTON, MA 02108
|
Search Results as of:
05/17/2024 02:08 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
