Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015183/0907 | |
| Pages: | 2 |
| | Recorded: | 04/06/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10739117
|
Filing Dt:
|
12/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING BUILT-IN PLL CIRCUIT
|
|
|
Assignees
|
|
|
|
|
| 4-1, MARUNOUCHI 2-CHOME CHIYODA-KU |
| TOKYO, JAPAN |
|
|
|
|
|
| 4 SKYLINE DRIVE, SUITE 265 |
| HAWTHORNE, NEW YORK |
|
|
Correspondence name and address
|
| |
MATTINGLY, STANGER & MALUR, P.C.
|
| |
JOHN R. MATTINGLY
|
| |
1800 DIAGONAL ROAD, SUITE 370
|
| |
ALEXANDRIA, VIRGINIA 22314
|
Search Results as of:
05/03/2024 12:22 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
