Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015240/0899 | |
| Pages: | 4 |
| | Recorded: | 10/08/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10836651
|
Filing Dt:
|
04/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
Process for manufacturing a memory device having selector transistors for storage elements and memory device fabricated thereby
|
|
|
Assignees
|
|
|
|
|
| VIA C. OLIVETTI, 2 |
| AGRATE BRIANZA, ITALY 20041 |
|
|
|
|
|
| 1090 BOEING STREET |
| BOISE, IDAHO 83705 |
|
|
Correspondence name and address
|
| |
HAI HAN, PH.D.
|
| |
701 FIFTH AVENUE
|
| |
SUITE 6300
|
| |
SEATTLE, WA 98104-7092
|
Search Results as of:
05/11/2024 05:56 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
