Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015263/0248 | |
| Pages: | 2 |
| | Recorded: | 04/27/2004 | | |
| Attorney Dkt #: | daf008us |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10744155
|
Filing Dt:
|
12/22/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
|
Title:
|
FLASH MEMORY STRUCTURE AND MANUFACTURING METHOD THEREOF
|
|
|
Assignee
|
|
|
|
|
| NO. 4, CREATION ROAD III, SCIENCE-BASED INDUSTRIAL PARK |
| HSINCHU, TAIWAN 300 R.O.C. |
|
|
Correspondence name and address
|
| |
SILICON VALLEY PATENT GROUP LLP
|
| |
MICHAEL J. HALBERT
|
| |
2350 MISSION COLLEGE BOULEVARD
|
| |
SUITE 360
|
| |
SANTA CLARA, CA 95054
|
Search Results as of:
05/21/2024 05:37 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
