Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015497/0139 | |
| Pages: | 3 |
| | Recorded: | 06/18/2004 | | |
| Attorney Dkt #: | SC13338 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10871402
|
Filing Dt:
|
06/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
METHOD OF FORMING A TRANSISTOR WITH A BOTTOM GATE
|
|
|
Assignee
|
|
|
|
|
| 6501 WILLIAM CANNON DRIVE WEST |
| LAW DEPT. |
| AUSTIN, TEXAS 78735 |
|
|
Correspondence name and address
|
| |
FREESCALE SEMICONDUCTOR, INC.
|
| |
DAVID G. DOLEZAL
|
| |
7700 W. PARMER LANE
|
| |
AUSTIN, TX 78729
|
Search Results as of:
04/30/2024 12:26 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
