Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 015534/0606 | |
| Pages: | 2 |
| | Recorded: | 06/28/2004 | | |
Attorney Dkt #: | M-15333 US |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10879782
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
NONVOLATILE MEMORY FABRICATION METHODS IN WHICH A DIELECTRIC LAYER UNDERLYING A FLOATING GATE LAYER IS SPACED FROM AN EDGE OF AN ISOLATION TRENCH AND/OR AN EDGE OF THE FLOATING GATE LAYER
|
|
Assignee
|
|
|
3F, NO. 19, LI-HSIN ROAD, SCIENCE-BASED INDUSTRIAL |
PARK |
HSIN CHU CITY, TAIWAN |
|
Correspondence name and address
|
|
MACPHERSON, KWOK CHEN & HEID LLP
|
|
MICHAEL SHENKER
|
|
1762 TECHNOLOGY DRIVE, SUITE 226
|
|
SAN JOSE, CA 95110
|
Search Results as of:
05/09/2024 10:04 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|