Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 015550/0301 | |
| Pages: | 2 |
| | Recorded: | 07/09/2004 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09994638
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
TESTING BOARD FOR SEMICONDUCTOR MEMORY, METHOD OF TESTING SEMICONDUCTOR MEMORY AND METHOD OF MANUFACTURING SEMICONDUCTOR MEMORY
|
|
Assignees
|
|
|
6, KANDA SURUGADAI 4-CHOME |
CHIYODA-KU, TOKYO, JAPAN |
|
|
|
22-1, JOSUIHONCHO 5-CHOME |
KODAIRA-SHI, TOKYO, JAPAN |
|
Correspondence name and address
|
|
MATTINGLY STANGER & MALUR, PC
|
|
JOHN R. MATTINGLY
|
|
1800 DIAGONAL ROAD
|
|
SUITE 370
|
|
ALEXANDRIA, VA 22314
|
Search Results as of:
05/02/2024 11:47 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|