Total properties:
10
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
09733665
|
Filing Dt:
|
12/08/2000
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND MANUFACTURING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10346970
|
Filing Dt:
|
01/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
7-TRACKS STANDARD CELL LIBRARY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10785913
|
Filing Dt:
|
02/24/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
MAGNETIC TUNNEL JUNCTIONS FOR MRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10805720
|
Filing Dt:
|
03/22/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
TRANSISTOR WITH SHALLOW GERMANIUM IMPLANTATION REGION IN CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10870756
|
Filing Dt:
|
06/17/2004
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
METHODS OF PATTERNING A MAGNETIC STACK OF A MAGNETIC MEMORY CELL AND STRUCTURES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10870780
|
Filing Dt:
|
06/17/2004
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
MTJ STACK WITH CRYSTALLIZATION INHIBITING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10873010
|
Filing Dt:
|
06/22/2004
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
STANDBY CURRENT REDUCTION OVER A PROCESS WINDOW WITH A TRIMMABLE WELL BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10882592
|
Filing Dt:
|
07/01/2004
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR ADJUSTING THRESHOLD DRIFT OVER TEMPERATURE IN A CMOS RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10905585
|
Filing Dt:
|
01/12/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR CURRENT SENSE AMPLIFIER CALIBRATION IN MRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11025561
|
Filing Dt:
|
12/29/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
MEMORY WITH SELECTABLE SINGLE CELL OR TWIN CELL CONFIGURATION
|
|