Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015597/0759 | |
| Pages: | 2 |
| | Recorded: | 07/20/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10893926
|
Filing Dt:
|
07/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
|
Title:
|
Integrated circuit with on-chip memory and method for fabricating the same
|
|
|
Assignee
|
|
|
|
|
| 7-12, TORANOMON 1-CHOME |
| MINATO-KU, TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
NIXON PEABODY LLP
|
| |
DONALD R. STUDEBAKER
|
| |
401 9TH STREET, N.W., SUITE 900
|
| |
WASHINGTON, D.C. 20004-2128
|
Search Results as of:
04/27/2024 10:01 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
