Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015639/0923 | |
| Pages: | 3 |
| | Recorded: | 08/02/2004 | | |
| Attorney Dkt #: | 03180.0357 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
10801992
|
Filing Dt:
|
03/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
|
Title:
|
METHOD FOR ANALYZING FAIL BIT MAPS OF WAFERS AND APPARATUS THEREFOR
|
|
|
Assignee
|
|
|
|
|
| 1-1, SHIBAURA 1-CHOME |
| MINATO-KU, TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
FINNEGAN HENDERSON FARABOW GARRETT &
|
| |
DUNNER, LLP - MR. ERNEST F. CHAPMAN
|
| |
1300 I STREET, N.W.
|
| |
WASHINGTON, D.C. 20005-3315
|
Search Results as of:
04/29/2024 11:55 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
