USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	015663/0202			Pages:	5
		Recorded:	02/09/2005
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 12

Patent #:	7250662	Issue Dt:	07/31/2007	Application #:	10632365	Filing Dt:	07/31/2003
Publication #:	US20050026308	Pub Dt:	02/03/2005
Title:	MAGNETICALLY LINED CONDUCTORS

Patent #:	7091612	Issue Dt:	08/15/2006	Application #:	10684952	Filing Dt:	10/14/2003
Publication #:	US20050077628	Pub Dt:	04/14/2005
Title:	DUAL DAMASCENE STRUCTURE AND METHOD

Patent #:	NONE	Issue Dt:		Application #:	10772777	Filing Dt:	02/05/2004
Publication #:	US20050176237	Pub Dt:	08/11/2005
Title:	In-situ liner formation during reactive ion etch

Patent #:	7078290	Issue Dt:	07/18/2006	Application #:	10798865	Filing Dt:	03/12/2004
Publication #:	US20050202634	Pub Dt:	09/15/2005
Title:	METHOD FOR FORMING A TOP OXIDE WITH NITRIDE LINER

Patent #:	7001783	Issue Dt:	02/21/2006	Application #:	10868328	Filing Dt:	06/15/2004
Publication #:	US20050277207	Pub Dt:	12/15/2005
Title:	MASK SCHEMES FOR PATTERNING MAGNETIC TUNNEL JUNCTIONS

Patent #:	8178902	Issue Dt:	05/15/2012	Application #:	10870616	Filing Dt:	06/17/2004
Publication #:	US20050280104	Pub Dt:	12/22/2005
Title:	CMOS TRANSISTOR WITH DUAL HIGH-K GATE DIELECTRIC AND METHOD OF MANUFACTURE THEREOF

Patent #:	7368299	Issue Dt:	05/06/2008	Application #:	10890767	Filing Dt:	07/14/2004
Publication #:	US20060014305	Pub Dt:	01/19/2006
Title:	MTJ PATTERNING USING FREE LAYER WET ETCHING AND LIFT OFF TECHNIQUES

Patent #:	7186622	Issue Dt:	03/06/2007	Application #:	10891540	Filing Dt:	07/15/2004
Publication #:	US20060014359	Pub Dt:	01/19/2006
Title:	FORMATION OF ACTIVE AREA USING SEMICONDUCTOR GROWTH PROCESS WITHOUT STI INTEGRATION

Patent #:	NONE	Issue Dt:		Application #:	11031596	Filing Dt:	01/07/2005
Publication #:	US20060151845	Pub Dt:	07/13/2006
Title:	Method to control interfacial properties for capacitors using a metal flash layer

Patent #:	NONE	Issue Dt:		Application #:	11031691	Filing Dt:	01/07/2005
Publication #:	US20060151822	Pub Dt:	07/13/2006
Title:	DRAM WITH HIGH K DIELECTRIC STORAGE CAPACITOR AND METHOD OF MAKING THE SAME

Patent #:	7316962	Issue Dt:	01/08/2008	Application #:	11031716	Filing Dt:	01/07/2005
Publication #:	US20060151823	Pub Dt:	07/13/2006
Title:	HIGH DIELECTRIC CONSTANT MATERIALS

Patent #:	7145375	Issue Dt:	12/05/2006	Application #:	11034006	Filing Dt:	01/12/2005
Publication #:	US20060152266	Pub Dt:	07/13/2006
Title:	DUTY CYCLE DETECTOR WITH FIRST, SECOND, AND THIRD VALUES

Assignor

Exec Dt:

02/09/2005

Assignee

ST.-MARTIN-STR. 53

MUNICH, GERMANY 81669

Correspondence name and address
	HEATHER ROWLAND
	3000 CENTREGREEN WAY
	CARY, NC 27513

Search Results as of: 05/12/2024 02:06 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6